參數(shù)資料
型號: CY62128DV30L-55SI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 1 Mb (128K x 8) Static RAM
中文描述: 128K X 8 STANDARD SRAM, 55 ns, PDSO32
封裝: 0.450 INCH, SOIC-32
文件頁數(shù): 7/11頁
文件大?。?/td> 196K
代理商: CY62128DV30L-55SI
CY62128DV30
MoBL
Document #: 38-05231 Rev. *C
Page 7 of 11
Truth Table
Write Cycle No. 2 (CE</>
1</> or CE</>2</>
Controlled)
[11,
15, 16, 17]
Write Cycle No. 3 (WE Controlled, OE LOW)
[10, 16, 17]
Switching Waveforms
(continued)
t
DATA
IN
VALID
t
t
t
t
t
t
t
CE
1
ADDRESS
CE
2
WE
DATA I/O
OE
HD
SD
PWE
SA
HA
AW
SCE
WC
DATA VALID
t
HD
t
SD
t
LZWE
t
PWE
t
SA
t
HA
t
AW
t
SCE
t
SCE
t
WC
t
HZWE
CE
1
ADDRESS
CE
2
WE
DATA I/O
DON'T CARE
CE
OE
WE
I/O
0
–I/O
7
High Z
High Z
Data Out
Mode
Power
H
X
X
X
Deselect/Power-down
Standby (I
SB
)
Standby (I
SB
)
Active (I
CC
)
Active (I
CC
)
Active (I
CC
)
X
L
X
X
Deselect/Power-down
L
H
H
L
Read
L
H
H
H
Output Disabled
L
H
L
X
Write
High Z
Data In
CE
2
1
相關(guān)PDF資料
PDF描述
CY62128DV30L-55ZAI 1 Mb (128K x 8) Static RAM
CY62128DV30L-55ZI 1 Mb (128K x 8) Static RAM
CY62128DV30L-55ZRI 1 Mb (128K x 8) Static RAM
CY62128DV30L-70SI 1 Mb (128K x 8) Static RAM
CY62128DV30L-70ZAI 1 Mb (128K x 8) Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY62128DV30L-55SIT 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 2.5V/3.3V 1M-Bit 128K x 8 55ns 32-Pin SOIC T/R
CY62128DV30L-55ZAI 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述:1MB (128K X 8)- 3.0V SLOW ASYNCH SRAM - Bulk
CY62128DV30L-55ZAIT 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 2.5V/3.3V 1M-Bit 128K x 8 55ns 32-Pin STSOP-I T/R 制造商:Rochester Electronics LLC 功能描述:1MB (128K X 8)- 3.0V SLOW ASYNCH SRAM - Tape and Reel
CY62128DV30L-55ZI 制造商:Rochester Electronics LLC 功能描述:1MB (128K X 8)- 3.0V SLOW ASYNCH SRAM - Bulk
CY62128DV30L-55ZRI 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: