參數(shù)資料
型號： CY62127BVLL-70BAI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： DRAM
英文描述： 64K x 16 Static RAM
中文描述： 64K X 16 STANDARD SRAM, 70 ns, PBGA48
封裝： 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
文件頁數(shù)： 3/12頁
文件大?。?/td> 384K
代理商： CY62127BVLL-70BAI
CY62127DV30
MoBL
Document #: 38-05229 Rev. *D
Page 3 of 12
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature ..................................–65°C to +150°C
Ambient Temperature with
Power Applied.............................................–55°C to +125°C
Supply Voltage to Ground Potential
.........................................................................
0.3V to 3.9V
DC Voltage Applied to Outputs
in High-Z State
[5]
....................................
0.3V to V
CC
+ 0.3V
DC Electrical Characteristics
(Over the Operating Range)
DC Input Voltage
[5]
................................
0.3V to V
CC
+ 0.3V
Output Current into Outputs (LOW).............................20 mA
Static Discharge Voltage.......................................... > 2001V
(per MIL-STD-883, Method 3015)
Latch-up Current.....................................................> 200 mA
Operating Range
Range
Industrial
Ambient Temperature (T
A
)
–40°C to +85°C
V
CC
[6]
2.2V to 3.6V
Parameter
V
OH
Description
Output HIGH
Voltage
Test Conditions
2.2 < V
CC
< 2.7 I
OH
=
0.1 mA
2.7 < V
CC
< 3.6 I
OH
=
1.0 mA
2.2 < V
CC
< 2.7 I
OL
= 0.1 mA
2.7 < V
CC
< 3.6 I
OL
= 2.1 mA
2.2 < V
CC
< 2.7
CY62127DV30-45 CY62127DV30-55 CY62127DV30-70
Min. Typ.
[4]
Max. Min. Typ.
[4]
Max. Min. Typ.
[4]
Max.
2.0
2.0
2.4
2.4
0.4
0.4
1.8
V
CC
+ 0.3
2.2
V
CC
+ 0.3
0.3
0.6
0.3
0.3
0.8
0.3
1
+1
1
Unit
V
2.0
2.4
V
OL
Output LOW
Voltage
0.4
0.4
V
CC
+ 0.3
V
CC
+ 0.3
0.6
0.8
+1
0.4
0.4
V
CC
+ 0.3
V
CC
+ 0.3
0.6
0.8
+1
V
V
IH
Input HIGH
Voltage
1.8
1.8
V
2.7 < V
CC
< 3.6
2.2
2.2
V
IL
Input LOW
Voltage
2.2 < V
CC
< 2.7
2.7 < V
CC
< 3.6
GND < V
I
< V
CC
0.3
0.3
1
V
I
IX
Input
Leakage
Current
Output
Leakage
Current
V
CC
Operating
Supply
Current
Automatic CE
Power-down
Current—
CMOS Inputs
μ
A
I
OZ
GND < V
O
< V
CC
,
Output Disabled
1
+1
1
+1
1
+1
μ
A
I
CC
f = f
MAX
= 1/t
RC
V
CC
= 3.6V,
f = 1 MHz
I
OUT
= 0 mA,
CMOS level
6.5
0.85
13
1.5
5
10
1.5
5
10
1.5
mA
0.85
0.85
I
SB1
CE > V
CC
0.2V,
V
IN
> V
CC
0.2V, V
IN
< 0.2V,
f = f
MAX
(Address and
Data Only),
f = 0 (OE, WE, BHE and
BLE)
CE > V
CC
0.2V,
V
IN
> V
CC
0.2V or
V
IN
< 0.2V,
f = 0, V
CC
= 3.6V
L
LL
1.5
1.5
5
4
1.5
1.5
5
4
1.5
1.5
5
4
μ
A
I
SB2
Automatic CE
Power-down
Current—
CMOS Inputs
L
LL
1.5
1.5
5
4
1.5
1.5
5
4
1.5
1.5
5
4
μ
A
Notes:
5. V
=
2.0V for pulse durations less than 20 ns., V
= V
CC
+
0.75V for pulse durations less than 20 ns.
6. Full device Operation Requires linear Ramp of V
CC
from 0V to V
CC
(min) & V
CC
must be stable at V
CC
(min) for 500
μ
s.
相關(guān)PDF資料
PDF描述
CY62127BVLL-70ZI 64K x 16 Static RAM
CY62127DV30LL-45ZSXI Circular Connector; Body Material:Aluminum; Series:PT00; Number of Contacts:25; Connector Shell Size:22; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Socket
CY62127DV30L-55ZSXI Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:41; Connector Shell Size:22; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin; Insert Arrangement:22-41
CY62127DV30L-70ZSI 1 Mb (64K x 16) Static RAM
CY62127DV30LL-70ZSI 2 X 4 PR #24 DUAL DATATWIST
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY62127BVLL-70BKI 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY62127BVLL-70ZI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:64K x 16 Static RAM
CY62127BVLL-70ZIT 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 1M-Bit 64K x 16 70ns 44-Pin TSOP-II T/R
CY62127DV18 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1M (64K x 16) Static RAM
CY62127DV18_05 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 Mb (64K x 16) Static RAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*