參數(shù)資料
型號(hào): CY62126DV30L
廠商: Cypress Semiconductor Corp.
英文描述: 1-Mbit (64K x 16) Static RAM
中文描述: 1兆位(64K的× 16)靜態(tài)RAM
文件頁數(shù): 5/11頁
文件大小: 398K
代理商: CY62126DV30L
CY62126DV30
MoBL
Document #: 38-05230 Rev. *E
Page 5 of 11
Data Retention Waveform
V
CC(min)
V
CC(min)
t
CDR
V
DR
> 1.5 V
DATA RETENTION MODE
t
R
CE
V
CC
Switching Characteristics
(Over the Operating Range)
[10]
Parameter
Description
CY62126DV30-45
[8]
CY62126DV30-55
CY62126DV30-70
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Read Cycle
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
t
DBE
t
LZBE
t
HZBE
Write Cycle
[13]
Read Cycle Time
45
55
70
ns
Address to Data Valid
45
55
70
ns
Data Hold from Address Change
10
10
10
ns
CE LOW to Data Valid
45
55
70
ns
OE LOW to Data Valid
OE LOW to Low Z
[11]
OE HIGH to High Z
[11,
12]
CE LOW to Low Z
[11]
CE HIGH to High Z
[11,
12]
25
25
35
ns
5
5
5
ns
15
20
25
ns
10
10
10
ns
20
20
25
ns
CE LOW to Power-up
0
0
0
ns
CE HIGH to Power-down
45
55
70
ns
BLE/BHE LOW to Data Valid
BLE/BHE LOW to Low Z
[11]
BLE/BHE HIGH to High-Z
[11,
12]
25
25
35
ns
5
5
5
ns
15
20
25
ns
t
WC
t
SCE
t
AW
t
HA
t
SA
t
PWE
t
BW
t
SD
t
HD
t
HZWE
t
LZWE
Write Cycle Time
45
55
70
ns
CE LOW to Write End
40
40
60
ns
Address Set-up to Write End
40
40
60
ns
Address Hold from Write End
0
0
0
ns
Address Set-up to Write Start
0
0
0
ns
WE Pulse Width
35
40
50
ns
BLE/BHE LOW to Write End
40
40
60
ns
Data Set-up to Write End
25
25
30
ns
Data Hold from Write End
WE LOW to High Z
[11,
12]
WE HIGH to Low Z
[11]
0
0
0
ns
15
20
25
ns
10
10
5
ns
Notes:
10.Test conditions assume signal transition time of 1V/ns or less, timing reference levels of V
CC(typ.)
/2, input pulse levels of 0 to V
CC(typ.)
, and output loading of the
specified I
.
11. At any given temperature and voltage condition, t
is less than t
, t
is less than t
, t
is less than t
LZOE
.
12.t
, t
, t
, and t
transitions are measured when the outputs enter a high-impedance state.
13.The internal Write time of the memory is defined by the overlap of WE, CE = V
, BHE and/or BLE = V
. All signals must be ACTIVE to initiate a write and any
of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates
the write.
相關(guān)PDF資料
PDF描述
CY62126DV30L-55BVI 1-Mbit (64K x 16) Static RAM
CY62126DV30LL-70ZSI 1-Mbit (64K x 16) Static RAM
CY62126DV30LL-70ZSXI 1-Mbit (64K x 16) Static RAM
CY62126BV 64K x 16 Static RAM
CY62126BVLL-55BAI 64K x 16 Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY62126DV30L-55BAI 制造商:Cypress Semiconductor 功能描述:SRAM ASYNC SGL 3V 1MBIT 64KX16 55NS 48FBGA - Bulk
CY62126DV30L-55BVI 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3V 1M-Bit 64K x 16 55ns 48-Pin VFBGA 制造商:Rochester Electronics LLC 功能描述:1MB (64K X 16)- 3.0V SLOW ASYNCH SRAM - Bulk
CY62126DV30L-55BVIT 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3V 1M-Bit 64K x 16 55ns 48-Pin VFBGA T/R
CY62126DV30L-55BVXE 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 SLO 3.0V SUPER LO PWR 64K X 16 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY62126DV30L-55BVXET 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 SLO 3.0V SUPER LO PWR 64K X 16 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray