參數(shù)資料
型號(hào): CY3930V484-125BGC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 22/86頁(yè)
文件大?。?/td> 1212K
代理商: CY3930V484-125BGC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 29 of 86
Switching Waveforms (continued)
Cluster Memory Output Register Timing (Asynchronous Inputs)
ADDRESS
tCLMCYC2
tCLMDV2
WRITE
ENABLE
INPUT
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
Cluster Memory Output Register Timing (Synchronous Inputs)
ADDRESS
tCLMDV2
WRITE
ENABLE
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
(INPUT REGISTER)
GLOBAL CLOCK
tCLMCYC2
tCLMS
tCLMH
INPUT
相關(guān)PDF資料
PDF描述
CY3950V484-125BGC CPLDs at FPGA Densities
CLM2930 150mA Low Dropout Voltage Regulators
CLM2930-3 150mA Low Dropout Voltage Regulators
CLM2930-33 150mA Low Dropout Voltage Regulators
CLM2930-4 150mA Low Dropout Voltage Regulators
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V484-125BGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930Z208-125BBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930Z208-125BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities