參數(shù)資料
型號(hào): CY3930V256-83MGC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 26/86頁(yè)
文件大?。?/td> 1235K
代理商: CY3930V256-83MGC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 26 of 86
Switching Waveforms
(continued)
Asynchronous Reset/Preset
INPUT
t
PRO
REGISTERED
OUTPUT
CLOCK
t
PRR
t
PRW
RESET/PRESET
Output Enable/Disable
GLOBAL CONTROL
t
ER
OUTPUTS
t
EA
INPUT
相關(guān)PDF資料
PDF描述
CY3930V256-83MGI CPLDs at FPGA Densities
CY3930V256-83NC CPLDs at FPGA Densities
CY3930V256-83NI CPLDs at FPGA Densities
CY3930V256-83NTC CPLDs at FPGA Densities
CY3930V256-83NTI CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V388-125MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V388-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V388-181MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V388-181NC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V388-233MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities