• 參數(shù)資料
    型號(hào): CY39200V388-200NC
    廠商: Cypress Semiconductor Corp.
    英文描述: CPLDs at FPGA Densities
    中文描述: CPLD器件在FPGA的密度
    文件頁數(shù): 56/86頁
    文件大小: 1235K
    代理商: CY39200V388-200NC
    Delta39K ISR
    CPLD Family
    Document #: 38-03039 Rev. *H
    Page 56 of 86
    P1
    P2
    IO1
    IO1
    IO1
    IO1
    IO/V
    REF1
    IO1
    IO1
    GND
    GND
    GND
    GND
    GND
    GND
    V
    CC
    IO5
    IO5
    NC
    IO1
    IO1
    NC
    V
    CCIO1
    GND
    GND
    GND
    GND
    GND
    GND
    V
    CCIO4
    IO4
    IO4
    NC
    NC
    NC
    NC
    NC
    GND
    GND
    GND
    GND
    GND
    GND
    IO4
    IO4
    IO/V
    REF4
    IO4
    NC
    NC
    IO/V
    REF1
    IO1
    IO1
    GND
    GND
    GND
    GND
    GND
    GND
    V
    CC
    IO5
    IO5
    V
    CC
    IO1
    IO1
    IO1
    V
    CCIO1
    GND
    GND
    GND
    GND
    GND
    GND
    V
    CCIO4
    IO4
    IO4
    IO5
    IO1
    IO1
    IO/V
    REF1
    IO1
    GND
    GND
    GND
    GND
    GND
    GND
    IO4
    IO4
    IO/V
    REF4
    IO4
    IO1
    IO1
    IO/V
    REF1
    IO1
    IO1
    GND
    GND
    GND
    GND
    GND
    GND
    V
    CC
    IO5
    IO5
    V
    CC
    IO1
    IO1
    IO1
    V
    CCIO1
    GND
    GND
    GND
    GND
    GND
    GND
    V
    CCIO4
    IO4
    IO4
    IO5
    IO1
    IO1
    IO/V
    REF1
    IO1
    GND
    GND
    GND
    GND
    GND
    GND
    IO4
    IO4
    IO/V
    REF4
    IO4
    IO1
    IO1
    IO/V
    REF1
    IO1
    IO1
    GND
    GND
    GND
    GND
    GND
    GND
    V
    CC
    IO5
    IO5
    V
    CC
    IO1
    IO1
    IO1
    V
    CCIO1
    GND
    GND
    GND
    GND
    GND
    GND
    V
    CCIO4
    IO4
    IO4
    IO5
    IO1
    IO1
    IO/V
    REF1
    IO1
    GND
    GND
    GND
    GND
    GND
    GND
    IO4
    IO4
    IO/V
    REF4
    IO4
    IO1
    IO1
    P3
    [19]
    P4
    [19]
    P11
    P12
    P13
    P14
    P15
    P16
    P23
    P24
    [19]
    P25
    [19]
    P26
    R1
    R2
    R3
    R4
    R11
    R12
    R13
    R14
    R15
    R16
    R23
    R24
    [19]
    R25
    [19]
    R26
    T1
    T2
    T3
    T4
    T11
    T12
    T13
    T14
    T15
    T16
    T23
    [19]
    T24
    T25
    T26
    U1
    U2
    Table 12. 388 BGA Pin Table
    (continued)
    Pin
    CY39050
    CY39100
    CY39165
    CY39200
    相關(guān)PDF資料
    PDF描述
    CY39200V388-200NI CPLDs at FPGA Densities
    CY39200V388-200NTC CPLDs at FPGA Densities
    CY39200V388-200NTI CPLDs at FPGA Densities
    CY39200V388-233BBC CPLDs at FPGA Densities
    CY39200V388-233BBI CPLDs at FPGA Densities
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    CY39200V388-233MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
    CY39200V388-233MGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
    CY39200V388-233NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
    CY39200V388-83MGC 制造商:Cypress Semiconductor 功能描述:
    CY39200V484-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities