參數(shù)資料
型號(hào): CY39100V388B-125MGXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類(lèi): PLD
英文描述: LOADABLE PLD, 10 ns, PBGA388
封裝: 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-388
文件頁(yè)數(shù): 4/86頁(yè)
文件大小: 2677K
代理商: CY39100V388B-125MGXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 12 of 86
Table 6 describes the valid phase shift options that can be
used with or without an external feedback.
Table 7 is an example of the effect of all the available divide
and phase shift options on a VCO output of 250 MHz. It also
shows the effect of division on the duty cycle of the resultant
clock. Note that the duty cycle is 50-50 when a VCO output is
divided by an even number. Also note that the phase shift
applies to the VCO output and not to the divided output.
For more details on the architecture and operation of this PLL
please refer to the application note entitled “Delta39K PLL and
Clock Tree”.
Table 4. Valid PLL Multiply and Divide Options—without External Feedback
Input Frequency
(GCLK[0])
fPLLI (MHz)
Valid Multiply Options
Valid Divide Options
Value
VCO Output
Frequency (MHz)
Value
Output Frequency (INTCLK[3:0])
fPLLO (MHz)
Off-chip Clock
Frequency
DC–12.5
N/A
DC–12.5
DC–6.25
100–133
1
100–133
1–6, 8, 16
6.25–133
3.125–66
50–133
2
100–266
1–6, 8, 16
6.25–266
3.125–133
33.3–88.7
3
100–266
1–6, 8, 16
6.25–266
3.1–266
25–66
4
100–266
1–6, 8, 16
6.25–266
3.125–133
20–53.2
5
100–266
1–6, 8, 16
6.25–266
3.1–133
16.6–44.3
6
100–266
1–6, 8, 16
6.25–266
3.1–133
12.5–33
8
100–266
1–6, 8, 16
6.25–266
3.125–133
12.5–16.625
16
200–266
1–6, 8, 16
6.25–266
3.125–133
Table 5. Valid PLL Multiply and Divide Options—With External Feedback
Input (GCLK) Frequency
fPLLI (MHz)
Valid Multiply Options
Valid Divide Options
Value
VCO Output
Frequency (MHz)
Value
Output (INTCLK) Frequency
fPLLO (MHz)
Off-chip Clock
Frequency
50–133
1
100–266
1
100–266
50–133
25–66.5
1
100–266
2
50–133
25–66.5
16.67–44.33
1
100–266
3
33.33–88.66
16.67–44.33
12.5–33.25
1
100–266
4
25–66.5
12.5–33.25
12.5–26.6
1
125–266
5
25–53.2
12.5–26.6
12.5–22.17
1
150–266
6
25–44.34
12.5–22.17
12.5–16.63
1
200–266
8
25–33.25
12.5–16.63
Table 6. Recommended PLL Phase Shift Options
Without External Feedback
With External Feedback
0°,45°, 90°, 135°, 180°, 225°, 270°, 315°
Table 7. Timing of Clock Phases for all Divide Options for a VCO Output Frequency of 250 MHz
Divide
Factor
Period
(ns)
Duty Cycle%
(ns)
45°
(ns)
90°
(ns)
135°
(ns)
180°
(ns)
225°
(ns)
270°
(ns)
315°
(ns)
1
4
40–60
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
2
8
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
3
12
33–67
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4
16
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
5
20
40–60
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
6
24
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
8
32
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
16
64
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
相關(guān)PDF資料
PDF描述
CY39100V388B-83MGXC LOADABLE PLD, 15 ns, PBGA388
CY39200V208-125NTXC LOADABLE PLD, 10 ns, PQFP208
CY39050V208-125NTXC LOADABLE PLD, 10 ns, PQFP208
CY39050V208-125NTXI LOADABLE PLD, 10 ns, PQFP208
CY39050V208-233NTXC LOADABLE PLD, 7.2 ns, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39100V388B-200MGC 制造商:Cypress Semiconductor 功能描述:
CY39100V388B-200MGXC 功能描述:IC CPLD 100K GATE 388-BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:Delta 39K™ ISR™ 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類(lèi)型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門(mén)數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤(pán)
CY39100V388B-83MGC 制造商:Cypress Semiconductor 功能描述:
CY39100V388B-83MGXC 功能描述:IC CPLD 100K GATE 388-BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:Delta 39K™ ISR™ 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類(lèi)型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門(mén)數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤(pán)
CY39100V484-125BBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities