- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380142 > CY39050V208-83MGI (Cypress Semiconductor Corp.) CPLDs at FPGA Densities PDF資料下載
參數(shù)資料
| 型號： | CY39050V208-83MGI |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | CPLDs at FPGA Densities |
| 中文描述： | CPLD器件在FPGA的密度 |
| 文件頁數(shù)： | 17/86頁 |
| 文件大小： | 1235K |
| 代理商： | CY39050V208-83MGI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 17 of 86
Capacitance
Power-up Sequence Requirements
Upon power-up, all the outputs remain three-stated until all
the V
pins
have powered-up to the nominal voltage and
the part has completed configuration.
The part will not start configuration until V
CC
, V
CCIO
,
V
CCJTAG
, V
CCCNFG
, V
CCPLL
and V
CCPRG
have reached
nominal voltage.
V
CC
pins can be powered up in any order. This includes
V
CC
, V
CCIO
, V
CCJTAG
, V
CCCNFG
, V
CCPLL
and V
CCPRG
.
All V
s on a bank should be tied to the same potential
and powered up together.
All V
s (even the unused banks) need to be powered up
to at least 1.5V before configuration has completed.
Maximum ramp time for all V
CC
s should be 0V to nominal
voltage in 100 ms.
Notes:
9.
PCI spec (rev 2.2) requires the IDSEL pin to have capacitance less than or equal to 8 pF. Delta39K Pin Tables starting from page 45, identify all the I/O pins in
a given package, which can be used as IDSEL in a PCI design. All other I/O pins meet the PCI requirement of capacitance less than or equal to 10 pf.
10. The number of I/Os which can be used in each I/O bank depends on the type of I/O standards and the number of V
CCIO
and GND pins being used. Please refer
to the application note titled
“Delta39K and Quantum38K I/O Standards and Configurations”
for details.
The source current limit per I/O bank per Vccio pin is 165 mA.
The sink current limit per I/O bank per GND pin is 230 mA.
11.
See “Power-up Sequence Requirements” below for V
CCIO
requirement.
12. 25W resistor terminated to termination voltage of 1.5V.
Parameter
Description
Test Conditions
Min.
Max.
10
12
8
Unit
pF
pF
pF
C
I/O
C
CLK
C
PCI
Input/Output Capacitance
Clock Signal Capacitance
PCI-compliant
[9]
Capacitance
V
in
= V
CCIO
@ f = 1 MHz 25°C
V
in
= V
CCIO
@ f = 1 MHz 25°C
V
in
= V
CCIO
@ f = 1 MHz 25°C
5
DC Characteristics (I/O)
[10]
I/O Standards
LVTTL –2 mA
LVTTL –4 mA
LVTTL –6 mA
LVTTL –8 mA
LVTTL –12 mA
LVTTL –16 mA
LVTTL –24 mA
LVCMOS
LVCMOS3
V
(V)
N/A
V
(V)
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.0
2.5
V
OH
(V)
V
OL
(V)
V
IH
(V)
V
IL
(V)
@ I
OH
=
–2 mA
–4 mA
–6 mA
–8 mA
–12 mA
–16 mA
–24 mA
–0.1 mA
–0.1 mA
–0.1 mA
–1.0 mA
–2.0 mA
–2 mA
–0.5 mA
V
OH
(min.)
2.4
2.4
2.4
2.4
2.4
2.4
2.4
V
CCIO
– 0.2V
V
CCIO
– 0.2V
2.1
2.0
1.7
V
CCIO
– 0.45V
0.9V
CCIO
@ I
OL
=
2 mA
4 mA
6 mA
8 mA
12 mA
16 mA
24 mA
0.1 mA
0.1 mA
0.1 mA
1.0 mA
2.0 mA
2.0 mA
1.5 mA
36 mA
[12]
8 mA
16 mA
7.6 mA
V
(max.)
0.4
0.4
0.4
0.4
0.4
0.4
0.4
0.2
0.2
0.2
0.4
0.7
0.45
0.1V
CCIO
0.6
0.7
0.5
0.54
0.35
0.4
0.4
0.4
0.4
Min.
2.0V
2.0V
2.0V
2.0V
2.0V
2.0V
2.0V
2.0V
2.0V
1.7V
Max.
Min.
Max.
0.8V
0.8V
0.8V
0.8V
0.8V
0.8V
0.8V
0.8V
0.8V
0.7V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
LVCMOS2
LVCMOS18
3.3V PCI
GTL+
SSTL3 I
SSTL3 II
SSTL2 I
SSTL2 II
HSTL I
HSTL II
HSTL III
HSTL IV
1.8
3.3
[11]
0.65V
CCIO
0.5V
CCIO
V
REF
+ 0.2
V
REF
+ 0.2
V
REF
+ 0.2
V
REF
+ 0.18 V
CCIO
+ 0.3 –0.3V V
REF
– 0.18
V
REF
+ 0.18 V
CCIO
+ 0.3 –0.3V V
REF
– 0.18
V
REF
+ 0.1
V
CCIO
+ 0.3 –0.3V
V
REF
+ 0.1
V
CCIO
+ 0.3 –0.3V
V
REF
+ 0.1
V
CCIO
+ 0.3 –0.3V
V
REF
+ 0.1
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.5 –0.5V
0.35V
CCIO
0.3V
CCIO
V
REF
– 0.2
V
REF
– 0.2
V
REF
– 0.2
1.0
1.5
1.5
1.25
1.25
0.75
0.75
0.9
0.9
3.3
3.3
2.5
2.5
1.5
1.5
1.5
1.5
–8 mA
–16 mA
–7.6 mA V
CCIO
– 0.62V
–15.2 mA V
CCIO
– 0.43V 15.2 mA
–8 mA
V
CCIO
– 0.4V
–16 mA
V
CCIO
– 0.4V
–8 mA
V
CCIO
– 0.4V
–8 mA
V
CCIO
– 0.4V
V
CCIO
– 1.1V
V
CCIO
– 0.9V
V
CCIO
+ 0.3 –0.3V
V
CCIO
+ 0.3 –0.3V
8 mA
16 mA
24 mA
48 mA
V
REF
– 0.1
V
REF
– 0.1
V
REF
– 0.1
V
REF
– 0.1
Configuration Parameters
Parameter
t
RECONFIG
Description
Min.
200
Unit
ns
Reconfig
pin LOW time before it goes HIGH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY39050V208-83NC | CPLDs at FPGA Densities |
| CY39050V208-83NI | CPLDs at FPGA Densities |
| CY39030Z256-125MGC | CPLDs at FPGA Densities |
| CY39030Z256-125MGI | CPLDs at FPGA Densities |
| CY39030Z256-125NC | CPLDs at FPGA Densities |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY39050V208-83NTXC | 功能描述:IC CPLD 50K GATE 208BQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:Delta 39K™ ISR™ 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| CY39050V208-83NTXI | 功能描述:IC CPLD 50K GATE 208BQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:Delta 39K™ ISR™ 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| CY39050V484-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39050V484-125BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39050Z208-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。