參數(shù)資料
型號(hào)： CY37128VP208-167NXC
廠商： Cypress Semiconductor Corp.
英文描述： Printheads for POS Terminals; Resolutions (dpi): 203; Print width (mm): 104; Resistance tolerance (O): 650; Platen diameter (max.)(f): 20; Print speed (mm/s): 100 to 250; Logic voltage (V): 3.13 to 5.25; Supply voltage (V): 24;
中文描述： 為5V，3.3V，ISRTM高性能的CPLD
文件頁(yè)數(shù)： 1/64頁(yè)
文件大小： 1792K
代理商： CY37128VP208-167NXC
5V, 3.3V, ISR High-Performance CPLDs
Ultra37000 CPLD Family
Cypress Semiconductor Corporation
Document #: 38-03007 Rev. *D
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised October 25, 2004
Features
In-System Reprogrammable (ISR) CMOS CPLDs
— JTAG interface for reconfigurability
— Design changes do not cause pinout changes
— Design changes do not cause timing changes
High density
— 32 to 512 macrocells
— 32 to 264 I/O pins
— Five dedicated inputs including four clock pins
Simple timing model
— No fanout delays
— No expander delays
— No dedicated vs. I/O pin delays
— No additional delay through PIM
— No penalty for using full 16 product terms
— No delay for steering or sharing product terms
3.3V and 5V versions
PCI-compatible
[1]
Programmable bus-hold capabilities on all I/Os
Intelligent product term allocator provides:
— 0 to 16 product terms to any macrocell
— Product term steering on an individual basis
— Product term sharing among local macrocells
Flexible clocking
— Four synchronous clocks per device
— Product term clocking
— Clock polarity control per logic block
Consistent package/pinout offering across all densities
— Simplifies design migration
— Same pinout for 3.3V and 5.0V devices
Packages
— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,
BGA, and Fine-Pitch BGA packages
— Lead(Pb)-free packages available
Note:
1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
CC
, PCI V
IH
= 2V.
General Description
The Ultra37000 family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own
product term array, product term allocator, and 16 macrocells.
The PIM distributes signals from the logic block outputs and all
input pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and
In-System Reprogrammable (ISR), which simplifies both
design and manufacturing flows, thereby reducing costs. The
ISR feature provides the ability to reconfigure the devices
without having design changes cause pinout or timing
changes. The Cypress ISR function is implemented through a
JTAG-compliant serial interface. Data is shifted in and out
through the TDI and TDO pins, respectively. Because of the
superior routability and simple timing model of the Ultra37000
devices, ISR allows users to change existing logic designs
while simultaneously fixing pinout assignments and
maintaining system performance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification,
meeting the electrical and timing requirements. The
Ultra37000 family features user programmable bus-hold
capabilities on all I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can
support 5V or 3.3V I/O levels. V
CCO
connections provide the
capability of interfacing to either a 5V or 3.3V bus. By
connecting the V
CCO
pins to 5V the user insures 5V TTL levels
on the outputs. If V
CCO
is connected to 3.3V the output levels
meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
CCO
pins, reducing the device’s power consumption. These
devices support 3.3V JEDEC standard CMOS output levels,
and are 5V-tolerant. These devices allow 3.3V ISR
programming.
相關(guān)PDF資料
PDF描述
CY37128VP208-200AXC Printheads for POS Terminals; Resolutions (dpi): 300; Print width (mm): 54.2; Resistance tolerance (O): 1000; Platen diameter (max.)(f): 18; Print speed (mm/s): 100 to 250; Logic voltage (V): 3.13 to 5.25; Supply voltage (V): 24;
CY37128VP208-200BAXC Printheads for POS Terminals; Resolutions (dpi): 300; Print width (mm): 81.3; Resistance tolerance (O): 1000; Platen diameter (max.)(f): 18; Print speed (mm/s): 100 to 250; Logic voltage (V): 3.13 to 5.25; Supply voltage (V): 24;
CY37128VP208-200BGXC Printheads for POS Terminals; Resolutions (dpi): 300; Print width (mm): 108.4; Resistance tolerance (O): 1000; Platen diameter (max.)(f): 18; Print speed (mm/s): 100 to 250; Logic voltage (V): 3.13 to 5.25; Supply voltage (V): 24;
CY37128VP208-200JXC 5V, 3.3V, ISRTM High-Performance CPLDs
CY37128VP256-125AXC 5V, 3.3V, ISRTM High-Performance CPLDs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY37128VP208-167UXC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128VP208-167YXC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128VP208200AXC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISR High-Performance CPLDs
CY37128VP208-200AXC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128VP208-200BAXC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*