- 您現在的位置：買賣IC網 > PDF目錄379025 > CY37032V (Cypress Semiconductor Corp.) 5V, 3.3V, ISR⑩ High-Performance CPLDs PDF資料下載
參數資料
| 型號： | CY37032V |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| 中文描述： | 為5V，3.3V，ISR的⑩高性能的CPLD |
| 文件頁數： | 5/62頁 |
| 文件大?。?/td> | 1782K |
| 代理商： | CY37032V |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *C
Page 5 of 62
The buried macrocell also supports input register capability.
The buried macrocell can be configured to act as an input
register (D-type or latch) whose input comes from the I/O pin
associated with the neighboring macrocell. The output of all
buried macrocells is sent directly to the PIM regardless of its
configuration.
I/O Macrocell
Figure 2
illustrates the architecture of the I/O macrocell. The
I/O macrocell supports the same functions as the buried
macrocell with the addition of I/O capability. At the output of the
macrocell, a polarity control mux is available to select active
LOW or active HIGH signals. This has the added advantage
of allowing significant logic reduction to occur in many appli-
cations.
The Ultra37000 macrocell features a feedback path to the PIM
separate from the I/O pin input path. This means that if the
macrocell is buried (fed back internally only), the associated
I/O pin can still be used as an input.
Bus Hold Capabilities on all I/Os
Bus-hold, which is an improved version of the popular internal
pull-up resistor, is a weak latch connected to the pin that does
not degrade the device’s performance. As a latch, bus-hold
maintains the last state of a pin when the pin is placed in a
high-impedance state, thus reducing system noise in bus-
interface applications. Bus-hold additionally allows unused
device pins to remain unconnected on the board, which is
particularly useful during prototyping as designers can route
new signals to the device without cutting trace connections to
V
CC
or GND. For more information, see the application note
“Understanding Bus-Hold — A Feature of Cypress CPLDs.”
Programmable Slew Rate Control
Each output has a programmable configuration bit, which sets
the output slew rate to fast or slow. For designs concerned with
meeting FCC emissions standards the slow edge provides for
lower system noise. For designs requiring very high perfor-
mance the fast edge rate provides maximum system perfor-
mance.
相關PDF資料 |
PDF描述 |
|---|---|
| CY37032VP44-100AC | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37032VP44-100AI | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37384P208-125NC | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37384P208-83NC | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37384P208-83NI | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY37032VP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Logic |
| CY37032VP44-100AC | 功能描述:IC CPLD 32 MACROCELL 44LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:Ultra37000™ 標準包裝:40 系列:ispMACH® 4000C 可編程類型:系統內可編程 最大延遲時間 tpd(1):5.0ns 電壓電源 - 內部:1.65 V ~ 1.95 V 邏輯元件/邏輯塊數目:32 宏單元數:512 門數:- 輸入/輸出數:128 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:176-LQFP 供應商設備封裝:176-TQFP（24x24） 包裝:托盤 |
| CY37032VP44-100ACT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37032VP44-100AI | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY37032VP44-100AIT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。