- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9593 > CY2SSTV857ZXC-27T (Silicon Laboratories Inc)IC CLK DDR266/333BUF1:10 48TSSOP PDF資料下載
參數(shù)資料
| 型號： | CY2SSTV857ZXC-27T |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK DDR266/333BUF1:10 48TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | * |
| 類型： | * |
| PLL： | * |
| 主要目的： | * |
| 輸入： | * |
| 輸出： | * |
| 電路數(shù)： | * |
| 比率 - 輸入:輸出： | * |
| 差分 - 輸入:輸出： | * |
| 頻率 - 最大： | * |
| 電源電壓： | * |
| 工作溫度： | * |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
CY2SSTV857
.......................... Document #: 38-07464 Rev. *F Page 6 of 8
Absolute Maximum Conditions[2]
Input Voltage Relative to VSS:...............................VSS – 0.3V
Input Voltage Relative to VDDQ or AVDD: ........... VDDQ + 0.3V
Storage Temperature: ................................ –65°C to + 150°C
Operating Temperature:.................................... 0°C to +85°C
Maximum Power Supply: ................................................ 3.5V
This device contains circuitry to protect the inputs against
damage due to high static voltages or electric field; however,
precautions should be taken to avoid application of any
voltage higher than the maximum rated voltages to this circuit.
For proper operation, Vin and Vout should be constrained to the
range:
VSS < (Vin or Vout) < VDDQ.
Unused inputs must always be tied to an appropriate logic
voltage level (either VSS or VDDQ).
DC Electrical Specifications (AVDD = VDDQ = 2.5v ± 5%, TA = 0°C to +85°C)
Parameter
Description
Condition
Min.
Typ.
Max.
Unit
VDDQ
Supply Voltage
Operating
2.38
2.5
2.63
V
VIL
Input Low Voltage
PD#
0.3 × VDDQ
V
VIH
Input High Voltage
0.7 × VDDQ
V
VID
Differential Input Voltage[4]
CLK, FBIN
0.36
VDDQ + 0.3
V
VIX
Differential Input Crossing Voltage[5] CLK, FBIN
(VDDQ/2) –
0.2
VDDQ/2
(VDDQ/2) +
0.2
V
IIN
Input Current [CLK, FBIN, PD#]
VIN = 0V or VIN = VDDQ
–10
10
A
IOL
Output Low Current
VDDQ = 2.375V, VOUT = 1.2V
26
35
mA
IOH
Output High Current
VDDQ = 2.375V, VOUT = 1V
–28
–32
mA
VOL
Output Low Voltage
VDDQ= 2.375V, IOL = 12 mA
0.6
V
VOH
Output High Voltage
VDDQ = 2.375V, IOH = –12 mA
1.7
V
VOUT
Output Voltage Swing[6]
1.1
VDDQ – 0.4
V
VOC
Output Crossing Voltage[7]
(VDDQ/2) –
0.2
VDDQ/2
(VDDQ/2) +
0.2
V
IOZ
High-Impedance Output Current
VO = GND or VO = VDDQ
–10
10
A
IDDQ
Dynamic Supply Current[8]
All VDDQ, FO = 170 MHz
235
300
mA
IDD
PLL Supply Current
VDDA only
9
12
mA
IDDS
Standby Supply Current
PD# = 0 and CLK/CLK# < 10
MHz
100
A
Cin
Input Pin Capacitance
4pF
AC Electrical Specifications (AVDD = VDDQ = 2.5V±5%, TA = 0°C to +85°C)
Parameter
Description
Condition
Min.
Typ.
Max.
Unit
fCLK
Operating Clock Frequency
AVDD, VDDQ = 2.5V 0.2V
60
200
MHz
tDC
Input Clock Duty Cycle
40
60
%
tLOCK
Maximum PLL lock Time
100
s
DTYC
Duty Cycle[11]
60 MHz to 100 MHz
49.5
50
50.5
%
101 MHz to 170 MHz
49
51
%
tsl(o)
Output Clocks Slew Rate
20%–80% of VOD
1
2
V/ns
Notes:
2. Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
3. Unused inputs must be held HIGH or LOW to prevent them from floating.
4. Differential input signal voltage specifies the differential voltage VTR–VCPI required for switching, where VTR is the true input level and VCP is the complementary
input level. See Figure 6.
5. Differential cross-point input voltage is expected to track VDDQ and is the voltage at which the differential signal must be crossing.
6. For load conditions see Figure 6.
7. The value of VOC is expected to be (VTR + VCP)/2. In case of each clock directly terminated by a 120
resistor. See Figure 6.
8. All outputs switching load with 14 pF in 60
environment. See Figure 6.
9. Parameters are guaranteed by design and characterization. Not 100% tested in production.
10. PLL is capable of meeting the specified parameters while supporting SSC synthesizers with modulation frequency between 30kHz and 50 kHz with a down
spread or –0.5%.
11. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle = tWHC/tC,
where the cycle time(tC) decreases as the frequency goes up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-23K-MX-F4 | CONVERTER MOD DC/DC 40V 75W |
| VI-214-MX-F2 | CONVERTER MOD DC/DC 48V 75W |
| ISL8483IB-T | TRANSCEIVER RS-485/422 5V 8-SOIC |
| MS3451L20-7S | CONN RCPT 8POS CBL MNT W/SCKT |
| VI-213-MX-F4 | CONVERTER MOD DC/DC 24V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2SSTV857ZXC-32 | 功能描述:時(shí)鐘緩沖器 2.5V 60-200MHz 1:10 Diff DDR266/333 B/D RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2SSTV857ZXC-32T | 功能描述:時(shí)鐘緩沖器 2.5V 60-200MHz 1:10 Diff DDR266/333 B/D RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2SSTV857ZXI-27 | 功能描述:時(shí)鐘緩沖器 2.5V 60-200MHz 1:10 Diff DDR266/333 B/D RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2SSTV857ZXI-27T | 功能描述:時(shí)鐘緩沖器 2.5V 60-200MHz 1:10 Diff DDR266/333 B/D RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2SSTV857ZXI-32 | 功能描述:時(shí)鐘緩沖器 2.5V 60-200MHz 1:10 Diff DDR266/333 B/D RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。