- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8707 > CY2SSTV850ZCT (Silicon Laboratories Inc)IC PLL BUF/DRIV I2C 1:10 48TSSOP PDF資料下載
參數(shù)資料
| 型號： | CY2SSTV850ZCT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 6/9頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL BUF/DRIV I2C 1:10 48TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | * |
| PLL： | 帶旁路 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:10 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 170MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
CY2SSTV850
......................... Document #: 38-07457 Rev. *A Page 6 of 9
Note:
11. Parameters are guaranteed by design and characterization. Not 100% tested in production.
12. PLL is capable of meeting the specified parameters while supporting SSC synthesizers with modulation frequency between 30 kHz and 33.3 kHz with a down
spread of –0.5%.
13. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle = tWH/tC, where
the cycle time (tC) decreases as the frequency goes up.
14. Refers to transition of non-inverting output.
15. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.
16. All differential input and output terminals are terminated with 120
/16 pF as shown in Figure 6.
17. DUT refers to Device Under Test.
Parameter
Description
Conditions
Min.
Typ.
Max.
Unit
fCLK
Operating Clock Frequency
AVDD, VDD = 2.5V ± 0.2V
60
170
MHz
tDC
Input Clock Duty Cycle[13]
40
60
%
tlock
Maximum PLL lock Time
100
s
tR/tF
Output Clocks Slew Rate
20% to 80% of VOD
1
2
V/ns
tpZL, tpZH
Output Enable Time[14]
(all outputs)
3
ns
tpLZ, tpHZ
Output Disable Time[14]
(all outputs)
3
ns
tCCJ
Cycle to Cycle Jitter
f > 66 MHz
–100
100
ps
tjit(h-per)
Half-period jitter [15]
f > 66 MHz
–100
100
ps
tPLH
Low-to-High Propagation Delay,
CLKINT to YT[0:9]
1.5
3.5
6ns
tPHL
High-to-Low Propagation Delay,
CLKINT to YT[0:9]
1.5
3.5
6ns
tSK(0)
Any Output to Any Output Skew[16]
100
ps
tPHASE
Phase Error[16]
–150
150
ps
tJITT(PHASE)
Phase Error Jitter
f > 66 MHz
–50
50
ps
td(0)
Dynamic Phase Offset
CLKIN pins to FBIN pins at the
DUT[17]
30
140
ps
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5320BRT-500RL7 | IC DAC 12BIT R-R W/BUFF SOT23-6 |
| VE-JNK-MY | CONVERTER MOD DC/DC 40V 50W |
| VE-JNJ-MY | CONVERTER MOD DC/DC 36V 50W |
| CY28354OXC-400T | IC BUFF 273MHZ 4DDR DIMM 48SSOP |
| VE-BNV-MV-F4 | CONVERTER MOD DC/DC 5.8V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2SSTV850ZI | 功能描述:時鐘緩沖器 DDR1 Clock PLL RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2SSTV850ZIT | 功能描述:時鐘緩沖器 DDR1 Clock PLL RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2SSTV855 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver |
| CY2SSTV855_06 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver |
| CY2SSTV855ZC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。