- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380126 > CY2CC1810SC (CYPRESS SEMICONDUCTOR CORP) 1:10 Clock Fanout Buffer with Output Enable PDF資料下載
參數(shù)資料
| 型號： | CY2CC1810SC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 1:10 Clock Fanout Buffer with Output Enable |
| 中文描述： | 2CC SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| 封裝： | 0.300 INCH, SOIC-24 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 128K |
| 代理商： | CY2CC1810SC |
1:10 Clock Fanout Buffer with Output Enable
COMLINK SERIES
CY2CC1810
Cypress Semiconductor Corporation
Document #: 38-07055 Rev. *C
3901 North First Street
San Jose
CA 95134
Revised December 14, 2002
408-943-2600
Features
Low-voltage operation
V
DD
range from 2.5 to 3.3V
1:10 fanout
Drives either a 50-ohm or 75-ohm transmission line
Over voltage tolerant input hot swappable
Low input capacitance
Low output skew
Low propagation delay
Typical (tpd < 4 ns)
High-speed operation > 200 MHz
LVTTL-/LVCMOS-compatible input
—
Output disable to three-state
Industrial versions available
Packages available include: SOIC/SSOP
Block Diagram
Description
The Cypress series of network circuits is produced using
advanced 0.35-micron CMOS technology, achieving the
industries fastest logic and buffers.
The Cypress CY2CC1810 fanout buffer features one input and
ten three-state outputs.
Designed for data communications clock management appli-
cations, the large fanout from a single input reduces loading
on the input clock.
AVCMOS-type outputs dynamically adjust for variable
impedance-matching and eliminate the need for series-
damping resistors; they also reduce noise overall.
Pin Configuration
OUTPUT
(AVCMOS)
OE#
IN
Q5
Q7
Q6
Q4
Q1
Q3
Q2
Q8
Q9
Q10
GND
VDD
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
24 pin SOIC/SSOP
C
GND
Q1
VDD
Q2
GND
Q3
Q4
GND
Q5
VDD
Q6
GND
GND
Q10
VDD
Q9
OE#
IN
GND
GND
Q8
VDD
Q7
GND
Pin Description
Pin Number
1,7,8,12,13,17,20,24
3,10,15,22
5
6
2,4,9,11,14,16,18,19,21,23
Pin Name
G
ND
V
DD
OE#
IN
Q10........Q1
Pin Description
Ground
Power Supply
Output Enable
Input
Output
Power
Power
LVTTL/LVCMOS
LVTTL/LVCMOS
AVCMOS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2CC1810SCT | 1:10 Clock Fanout Buffer with Output Enable |
| CY2CC1810SI | 1:10 Clock Fanout Buffer with Output Enable |
| CY2CC1810SIT | 1:10 Clock Fanout Buffer with Output Enable |
| CY2CC810 | 1:10 Clock Fanout Buffer |
| CY2CC810OC | 1:10 Clock Fanout Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2CC1810SCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:10 Clock Fanout Buffer with Output Enable |
| CY2CC1810SI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:10 Clock Fanout Buffer with Output Enable |
| CY2CC1810SIT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:10 Clock Fanout Buffer with Output Enable |
| CY2CC1910 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:10 Clock Fanout Buffer with Output Enable |
| CY2CC1910OC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:10 Clock Fanout Buffer with Output Enable |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。