- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380124 > CY28344 (Cypress Semiconductor Corp.) FTG for Intel Pentium 4 CPU and Chipsets PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28344 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | FTG for Intel Pentium 4 CPU and Chipsets |
| 中文描述： | FTG的英特爾奔騰4處理器和芯片組 |
| 文件頁數(shù)： | 1/22頁 |
| 文件大?。?/td> | 197K |
| 代理商： | CY28344 |
PRELIMINARY
FTG for Intel Pentium 4 CPU and Chipsets
CY28344
Cypress Semiconductor Corporation
Document #: 38-07113, Rev. *A
3901 North First Street
San Jose
CA 95134
Revised December 26, 2002
408-943-2600
Features
C
ompatible to Intel CK-Titan and CK-408 Clock
Synthesizer/Driver Specifications
System frequency synthesizer for Intel Brookdale (845)
and Brookdale G Pentium 4 Chipsets
Programmable clock output frequency with less than
1MHz increment
Integrated fail-safe Watchdog timer for system
recovery
Automatically switch to HW-selected or
SW-programmed clock frequency when Watchdog
timer time-out
Capable of generating system RESET after a Watchdog
timer time-out occurs or a change in output frequency
via SMBus interface
Support SMBus byte Read/Write and block Read/Write
operations to simplify system BIOS development
Vendor ID and Revision ID support
Programmable drive strength support
Programmable output skew support
Power management control inputs
Available in 48-pin SSOP
CPU
×3
3V66
×4
PCI
×9
REF
×1
48M
×2
~
Block Diagram
VDD_REF
REF_2X
CPU0:2, CPU0:2#,
XTAL
OSC
PLL Ref Freq
X2
X1
VDD_PCI
PCI_F0:1
SCLK
PLL 1
SMBus
Logic
VDD_48MHz
48MHz
SDATA
VDD_3V66
3V66_1:3
Divider
Network
VDD_CPU
PLL2
FS0:4
2
VTTPWRGD/PD#
VDD_REF
X1
X2
GND_REF
^FS0/PCI_F0
^FS1/PCI_F1
VDD_PCI
GND_PCI
PCI0
PCI1
PCI2
PCI3
VDD_PCI
GND_PCI
PCI4
PCI5
PCI6
VDD_3V66
GND_3V66
3V66_1
3V66_2
3V66_3
RST#
VDD_CORE
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
28
27
26
25
REF_2X/FS2^
CPU0
CPU0#
VDD_CPU
CPU1
CPU1#
GND_CPU
VDD_CPU
CPU2
CPU2#
MULTSEL0
IREF
GND_CPU
48MHz/FS3^
24_48MHz
VDD_48MHz
GND_48MHz
3V66_0/VCH_CLK/FS4^
VDD_3V66
GND_3V66
SCLK
SDATA
VTTPWRGD/PD#*
GND_CORE
MULTSEL0
PCI0:6
24_48MHz
RST#
Note:
1.
Signals marked with “*” and “^,” respectively, have internal pull-up and
pull-down resistors.
VDD_3V66
3V66_0/VCH_CLK
C
SSOP-48
Pin Configuration
[1]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28344PVC | FTG for Intel Pentium 4 CPU and Chipsets |
| CY28352OC | Differential Clock Buffer/Driver DDR400- and DDR333-Compliant |
| CY28352OCT | Differential Clock Buffer/Driver DDR400- and DDR333-Compliant |
| CY28352OXC | Differential Clock Buffer/Driver DDR400- and DDR333-Compliant |
| CY28352OXCT | Differential Clock Buffer/Driver DDR400- and DDR333-Compliant |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28344PVC | 制造商:Rochester Electronics LLC 功能描述:FTG FOR INTEL 830M AND 845 CHIPSETS (CK-408) - Bulk |
| CY28346 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential CPU Outputs |
| CY28346_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential CPU Outputs |
| CY28346-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential CPU Outputs |
| CY28346-2_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential CPU Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。