- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378482 > CY27H010-35WC (CYPRESS SEMICONDUCTOR CORP) 128K x 8 High-Speed CMOS EPROM PDF資料下載
參數(shù)資料
| 型號： | CY27H010-35WC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 128K x 8 High-Speed CMOS EPROM |
| 中文描述： | 128K X 8 UVPROM, 35 ns, CDIP32 |
| 封裝： | 0.600 INCH, WINDOWED, HERMETIC SEALED, CERDIP-32 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 212K |
| 代理商： | CY27H010-35WC |
128K x 8 High-Speed CMOS EPROM
fax id: 3023
CY27H010
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
August 1994 – Revised March 1997
408-943-2600
1CY27H010
Features
CMOS for optimum speed/power
High speed
—t
AA
= 25 ns max. (commercial)
—t
AA
= 35 ns max. (military)
Low power
—275 mW max.
—Less than 85 mW when deselected
Byte-wide memory organization
100% reprogrammable in thewindowed package
EPROM technology
Capable of withstanding >2001V static discharge
Available in
—32-pin PLCC
—32-pin TSOP-I
—32-pin, 600-mil plastic or hermetic DIP
—32-pin hermetic LCC
Functional Description
The CY27H010 is a high-performance, 1-megabit CMOS
EPROM organized in 128 Kbytes. It is available in indus-
try-standard 32-pin, 600-mil DIP, LCC, PLCC, and TSOP-I
packages. These devices offer high-density storage com-
bined with 40-MHz performance. The CY27H010 is available
in windowed and opaque packages. Windowed packages al-
low the device to be erased with UV light for 100% re-
programmability.
The CY27H010 is equipped with a power-down chip enable
(CE) input and output enable (OE). When CE is deasserted,
the device powers down to a low-power stand-by mode. The
OE pin three-states the outputs without putting the device into
stand-by mode. While CE offers lower power, OE provides a
more rapid transition to and from three-stated outputs.
The memory cells utilize proven EPROM floating-gate technol-
ogy and byte-wide intelligent programming algorithms. The
EPROM cell requires only 12.75 V for the supervoltage and
low programming current allows for gang programming. The
device allows for each memory location to be tested 100%,
because each location is written to, erased, and repeatedly
exercised prior to encapsulation. Each device is also tested
for AC performance to guarantee that the product will meet DC
and AC specification limits after customer programming.
The CY27H010 is read by asserting both the CE and the OE
inputs. The contents of the memory location selected by the
address on inputs A
16
–A
0
will appear at the outputs O
7
–O
0
.
Logic Block Diagram
Pin Configurations
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
19
18
20
24
23
22
21
25
28
27
26
Top View
DIP
29
32
31
30
16
17
GND
A
16
A
15
A
12
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
A
14
A
13
A
8
A
9
A
11
V
CC
PGM
NC
O
7
O
6
O
5
O
4
O
3
V
PP
O
0
O
1
O
2
CE
OE
A
10
H010–1
H010–2
12
13
O
0
31
4
5
6
7
8
9
10
11
3 2 1
30
14151617
26
25
24
23
22
21
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
A
10
CE
O
7
A
13
A
8
A
9
A
11
OE
Top View
LCC/PLCC
A
14
181920
27
28
29
32
H010–3
PROGRAMMABLE
ARRAY
O
0
O
1
O
7
O
2
O
4
O
3
O
5
O
6
ADDRESS
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
8
A
7
MULTIPLEXER
A
9
A
10
A
11
A
12
A
13
A
14
A
15
A
16
OUTPUT ENABLE
DECODER
CE
OE
POWER DOWN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY27H010-35WMB | 128K x 8 High-Speed CMOS EPROM |
| CY27H010-35ZC | 128K x 8 High-Speed CMOS EPROM |
| CY27H010-30ZC | 128K x 8 High-Speed CMOS EPROM |
| CY27H010-35JC | 128K x 8 High-Speed CMOS EPROM |
| CY27H010-35PC | 128K x 8 High-Speed CMOS EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY27H010-35WMB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:128K x 8 High-Speed CMOS EPROM |
| CY27H010-35ZC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:128K x 8 High-Speed CMOS EPROM |
| CY27H010-45DMB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 EPROM |
| CY27H010-45HC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 EPROM |
| CY27H010-45HMB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 EPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。