參數(shù)資料
型號(hào): CY26049-5
英文描述: Clocks and Buffers
中文描述: 時(shí)鐘和緩沖器
文件頁數(shù): 4/6頁
文件大?。?/td> 51K
代理商: CY26049-5
ADVANCE
INFORMATION
CY26049-1
Document #: 38-07488 Rev. *A
Page 4 of 6
t
fs_lock
Failsafe Lock Time
Time for PLL to lock to ICLK (outputs phase aligned with
ICLK and Safe = High)
Actual mean frequency error vs. target
Output Clock Edge Rate, Measured from 20% to 80% of
V
DD
, C
LOAD
= 15pF. See
Figure 2
.
Output Clock Edge Rate, Measured from 20% to 80% of
V
DD
, C
LOAD
= 15pF. See
Figure 2
.
7
s
f
error
ER
Frequency Synthesis Error
Rising Edge Rate
0
2
ppm
V/ns
0.8
1.4
EF
Falling Edge Rate
0.8
1.4
2
V/ns
Voltage and Timing Definitions
Test Circuit
Ordering Information
Ordering Code
Package Type
Operating Temperature Range
Commercial 0 to 70°C
Commercial 0 to 70°C
CY26049ZC-1
CY26049ZC-1T
16-lead TSSOP
16-lead TSSOP—Tape and Reel
AC Electrical Specifications
(Commercial Temp: 0
°
to 70
°
C) (continued)
Parameter
Description
Test Conditions
Min.
Typ.
Max.
Unit
t1
t2
50%
50%
CLK
Figure 1. Duty Cycle Definition; DC = t2/t1
Figure 2. Rise and Fall Time Definitions: ER = 0.6 x VDD / t3, EF = 0.6 x VDD / t4
CLK
t3
t4
80%
20%
0.1uF
VDD
ICLK
0.1uF
VDD
CLKA
C
LOAD
C
LOAD
CLKB
16
4
3
2
1
9
10
11
12
13
15
14
5
6
7
8
18.432 MHz
相關(guān)PDF資料
PDF描述
CY26111 Clocks and Buffers
CY26111ZC MISCELLANEOUS CLOCK GENERATOR|CMOS|TSSOP|16PIN|PLASTIC
CY26113 Clocks and Buffers
CY26113ZC MISCELLANEOUS CLOCK GENERATOR|CMOS|TSSOP|16PIN|PLASTIC
CY26118 Clocks and Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY26049KZXI-36 制造商:Cypress Semiconductor 功能描述:
CY26049ZC-20 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述:
CY26049ZC-36 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FailSafe⑩ PacketClock⑩ Global Communications Clock Generator
CY26049ZC-36T 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FailSafe⑩ PacketClock⑩ Global Communications Clock Generator
CY26049ZI-36 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FailSafe⑩ PacketClock⑩ Global Communications Clock Generator