- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380122 > CY241V08A-06T (Cypress Semiconductor Corp.) MPEG Clock Generator with VCXO PDF資料下載
參數(shù)資料
| 型號： | CY241V08A-06T |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | MPEG Clock Generator with VCXO |
| 中文描述： | 的MPEG時鐘發(fā)生器，石英振蕩器 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 122K |
| 代理商： | CY241V08A-06T |
MPEG Clock Generator with VCXO
CY241V08A-05,06
Cypress Semiconductor Corporation
Document #: 38-07670 Rev. **
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised April 09, 2004
Features
Integrated phase-locked loop (PLL)
Low-jitter, high-accuracy outputs
VCXO with analog adjust
3.3V operation
Compatible with MK3727 (–5, –6)
Application compatibility for a wide variety of designs
Enables design compatibility
Lower drive strength settings (CY241V08A–06)
Benefits
Digital VCXO control
Electromagnetic interference (EMI) reduction for standards
compliance
Second source for existing designs
Highest-performance PLL tailored for multimedia applica-
tions
Meets critical timing requirements in complex system
designs
Part
Number
Outputs
1
Input Frequency Range
13.5-MHz pullable crystal input per
Cypress specification
Output
Frequencies
1 copy of 27 MHz non-linear
VCXO Control
Curve
Other Features
Compatible with
MK3727A non linear
VCXO control
Same as CY241V08A–05
except lower drive
strength
CY241V08A–05
CY241V08A–06
1
13.5-MHz pullable crystal input per
Cypress specification
1 copy of 27 MHz non-linear
CY241V08A–05,–06 Logic Block Diagram
13.5 XIN
XOUT
OUTPUT
DIVIDERS
PLL
OSC
VCXO
Q
P
VCO
VDD
VSS
Φ
27 MHz
8-pin SOIC
CY241V08A–05,–06
1
2
3
4
XOUT
XIN
VCXO
VSS
27 MHz
NC or VSS
NC or VDD
5
6
7
8
VDD
Pin Configurations
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY241V08A | Clock Generator with VCXO(帶VCXO的時鐘發(fā)生器) |
| CY2509ZC-1 | RF/Coaxial Connector; RF Coax Type:UHF; Contact Termination:Solder; Body Style:Straight Bulkhead Receptacle RoHS Compliant: Yes |
| CY2510 | Spread Aware, Ten/Eleven Output Zero Delay Buffer |
| CY2510ZC-1 | Spread Aware, Ten/Eleven Output Zero Delay Buffer |
| CY2509 | Spread Aware Ten/Eleven Output Zero Delay Buffer( 十/十一輸出零延遲緩沖器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY241V08A-11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MPEG Clock Generator with VCXO |
| CY241V08A-12 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator with VCXO |
| CY241V08A-41 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:MPEG Clock Generator with VCXO |
| CY241V08ASC-01 | 制造商:Cypress Semiconductor 功能描述:PLL Clock Generator Single 8-Pin SOIC |
| CY241V08ASC-01T | 制造商:Cypress Semiconductor 功能描述:PLL Clock Generator Single 8-Pin SOIC T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。