- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380120 > CY2305CSXC-1H (CYPRESS SEMICONDUCTOR CORP) 3.3V Zero Delay Clock Buffer PDF資料下載
參數(shù)資料
| 型號： | CY2305CSXC-1H |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 3.3V Zero Delay Clock Buffer |
| 中文描述： | 2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封裝： | 0.150 INCH, LEAD FREE, MS-012, SOIC-8 |
| 文件頁數(shù)： | 1/14頁 |
| 文件大?。?/td> | 214K |
| 代理商： | CY2305CSXC-1H |
PRELIMINARY
CY2305C
CY2309C
3.3V Zero Delay Clock Buffer
Cypress Semiconductor Corporation
Document Number: 38-07672 Rev. *F
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised July 5, 2007
Features
■
10 MHz to 100-133 MHz operating range, compatible with CPU
and PCI bus frequencies
■
Zero input and output propagation delay
■
Multiple low skew outputs
■
One input drives five outputs (CY2305C)
■
One input drives nine outputs, grouped as 4 + 4 + 1 (CY2309C)
■
50 ps typical cycle-cycle jitter (15 pF, 66 MHz)
■
Test Mode to bypass phase locked loop (PLL) (CY2309C) only,
see
“Select Input Decoding for CY2309C”
on page 3
■
Available in space saving 16-pin 150 Mil SOIC or 4.4 mm
TSSOP packages (CY2309C), and 8-pin, 150 Mil SOIC
package (CY2305C)
■
3.3V operation
■
Industrial temperature available
Functional Description
The CY2305C and CY2309C are die replacement parts for
CY2305 and CY2309.
The CY2309C is a low cost 3.3V zero delay buffer designed to
distribute high speed clocks and is available in a 16-pin SOIC or
TSSOP package. The CY2305C is an 8-pin version of the
CY2309C. It accepts one reference input and drives out five low
skew clocks. The -1H versions of each device operate up to
100-133 MHz frequencies and have higher drive than the -1
devices. All parts have on-chip PLLs which lock to an input clock
on the REF pin. The PLL feedback is on-chip and is obtained
from the CLKOUT pad.
The CY2309C has two banks of four outputs each that are
controlled by the select inputs as shown in the
“Select Input
Decoding for CY2309C”
on page 3. If all output clocks are not
required, BankB is three-stated. The input clock is directly
applied to the outputs by the select inputs for chip and system
testing purposes.
The CY2305C and CY2309C PLLs enter a power down mode
when there are no rising edges on the REF input. In this state,
the outputs are three-stated and the PLL is turned off. This
results in less than 12.0
μ
A of current draw for commercial
temperature devices and 25.0
μ
A for industrial temperature
parts. The CY2309C PLL shuts down in one additional case as
shown in the
“Select Input Decoding for CY2309C”
on page 3
.
In the special case when S2:S1 is 1:0, the PLL is bypassed and
REF is output from DC to the maximum allowable frequency. The
part behaves like a non-zero delay buffer in this mode and the
outputs are not three-stated.
The CY2305C or CY2309C is available in two or three different
configurations as shown in the
“Ordering Information”
on
page 11. The CY2305C-1 or CY2309C-1 is the base part. The
CY2305-1H or CY2309-1H is the high drive version of the -1. Its
rise and fall times are much faster than the -1s.
Logic Block Diagram for CY2309C
PLL
MUX
Select Input
Decoding
REF
S2
S1
CLKA1
CLKA2
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4
CLKOUT
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2305CSXC-1HT | 3.3V Zero Delay Clock Buffer |
| CY2305CSXC-1T | 3.3V Zero Delay Clock Buffer |
| CY2305CSXI-1 | 3.3V Zero Delay Clock Buffer |
| CY2305CSXI-1H | 3.3V Zero Delay Clock Buffer |
| CY2305CSXI-1HT | 3.3V Zero Delay Clock Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2305CSXC-1HT | 功能描述:鎖相環(huán) - PLL 3.3VZDB COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY2305CSXC-1T | 功能描述:鎖相環(huán) - PLL 3.3VZDB COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY2305CSXI-1 | 功能描述:鎖相環(huán) - PLL 3.3VZDB IND RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY2305CSXI-1H | 功能描述:鎖相環(huán) - PLL 3.3VZDB IND RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY2305CSXI-1HT | 功能描述:鎖相環(huán) - PLL 3.3VZDB IND RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。