
Three-PLL General-Purpose
EPROM Programmable Clock Generator
CY2292
Cypress Semiconductor Corporation
Document #: 38-07449 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised October 12, 2004
Features
Three integrated phase-locked loops
EPROM programmability
Factory-programmable (CY2292) or field-program-
mable (CY2292F) device options
Low-skew, low-jitter, high-accuracy outputs
Power-management options (Shutdown, OE, Suspend)
Frequency select option
Smooth slewing on CPUCLK
Configurable 3.3V or 5V operation
16-pin SOIC Package (TSSOP: F only)
Benefits
Generates up to three custom frequencies from
external sources
Easy customization and fast turnaround
Programming support available for all opportunities
Meets critical industry standard timing requirements
Supports low-power applications
Eight user-selectable frequencies on CPU PLL
Allows downstream PLLs to stay locked on CPUCLK
output
Enables application compatibility
Industry-standard packaging saves on board space
Selector Guide
Part Number
CY2292
Outputs
6
Input Frequency Range
10 MHz–25 MHz (external crystal)
1 MHz–30 MHz (reference clock)
10 MHz–25 MHz (external crystal)
1 MHz–30 MHz (reference clock)
10 MHz–25 MHz (external crystal)
1 MHz–30 MHz (reference clock)
10 MHz–25 MHz (external crystal)
1 MHz–30 MHz (reference clock)
10 MHz–25 MHz (external crystal)
1 MHz–30 MHz (reference clock)
Output Frequency Range
76.923 kHz–100 MHz (5V)
76.923 kHz–80 MHz (3.3V)
76.923 kHz–90 MHz (5V)
76.923 kHz–66.6 MHz (3.3V)
76.923 kHz–90 MHz (5V)
76.923 kHz–66.6 MHz (3.3V)
76.923 kHz–80 MHz (5V)
76.923 kHz–60.0 MHz (3.3V)
76.923 kHz–90 MHz (5V)
76.923 kHz–66.6 MHz (3.3V)
Specifics
Factory Programmable
Commercial Temperature
Factory Programmable
Industrial Temperature
Field Programmable
Commercial Temperature
Field Programmable
Industrial Temperature
Field Programmable
Commercial Temperature
CY2292I
6
CY2292F
6
CY2292FI
6
CY2292FZ
6
Logic Block Diagram
XTALIN
XTALOUT
S2/SUSPEND
S1
S0
SHUTDOWN/
CONFIG
EPROM
OSC.
XBUF
CPLL
(8 BIT)
SPLL
(8 BIT)
UPLL
(10 BIT)
.
CPUCLK
CLKA
CLKB
CLKC
CLKD
M
OE
/1,2,4
/1,2,3,4,5,6
/8,10,12,13
/20,24,26,40
/48,52,96,104
/1,2,4,8