- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378480 > CY2291SL-XXX (CYPRESS SEMICONDUCTOR CORP) Three-PLL General Purpose EPROM Programmable Clock Generator PDF資料下載
參數(shù)資料
| 型號： | CY2291SL-XXX |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Three-PLL General Purpose EPROM Programmable Clock Generator |
| 中文描述： | 80 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20 |
| 封裝： | 0.300 INCH, MO-119, SOIC-20 |
| 文件頁數(shù)： | 7/13頁 |
| 文件大?。?/td> | 121K |
| 代理商： | CY2291SL-XXX |
CY2291
7
Switching Characteristics, Commercial 5.0V
Parameter
Name
Description
Min.
Typ.
Max.
Unit
t
1
Output Period
Clock output range,
5V operation
CY2291
10
(100 MHz)
13000
(76.923 kHz)
ns
CY2291F
11.1
(90 MHz)
13000
(76.923 kHz)
ns
Output Duty
Cycle
[11]
Duty cycle for outputs, defined as t
2
÷
t
1[12]
f
OUT
> 66 MHZ
Duty cycle for outputs, defined as t
2
÷
t
1[12]
f
OUT
< 66 MHZ
Output clock rise time
[13]
Output clock fall time
[13]
40%
50%
60%
45%
50%
55%
t
3
t
4
t
5
Rise Time
3
5
ns
Fall Time
2.5
4
ns
Output Disable
Time
Time for output to enter three-state mode after
SHUTDOWN/OE goes LOW
10
15
ns
t
6
Output Enable
Time
Time for output to leave three-state mode after
SHUTDOWN/OE goes HIGH
10
15
ns
t
7
Skew
Skew delay between any identical or related out-
puts
[3, 12, 15]
< 0.25
0.5
ns
t
8
CPUCLK Slew
Frequency transition rate
1.0
20.0
MHz/
ms
t
9A
Clock Jitter
[14]
Peak-to-peak period jitter (t
9A
Max.
–
t
9A
min.),
% of clock period (f
OUT
< 4 MHz)
Peak-to-peak period jitter (t
9B
Max.
–
t
9B
min.)
(4 MHz < f
OUT
< 16 MHz)
Peak-to-peak period jitter
(16 MHz < f
OUT
<
50 MHz)
Peak-to-peak period jitter
(f
OUT
> 50 MHz)
Lock Time from Power-Up
<0.5
1
%
t
9B
Clock Jitter
[14]
<0.7
1
ns
t
9C
Clock Jitter
[14]
<400
500
ps
t
9D
Clock Jitter
[14]
<250
350
ps
t
10A
Lock Time for
CPLL
<25
50
ms
t
10B
Lock Time for
UPLL and SPLL
Lock Time from Power-Up
<0.25
1
ms
Slew Limits
CPU PLL Slew Limits
CY2291
8
100
MHz
CY2291F
8
90
MHz
Notes:
11. XBUF duty cycle depends on XTALIN duty cycle.
12. Measured at 1.4V.
13. Measured between 0.4V and 2.4V.
14. Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the
application note:
“
Jitter in PLL-Based Systems.
”
15. CLKF is not guaranteed to be in phase with CLKA-D, even if it is referenced off the same PLL.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2291 | Three-PLL General Purpose EPROM Programmable Clock Generator |
| CY2291F | Three-PLL General Purpose EPROM Programmable Clock Generator |
| CY2291FI | Three-PLL General Purpose EPROM Programmable Clock Generator |
| CY2300 | Phase-Aligned Clock Multiplier |
| CY2300SC | Phase-Aligned Clock Multiplier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2291SXC-161 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY2291SXC-197T | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY2291SXC-XXX | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Three-PLL General Purpose EPROM Programmable Clock Generator |
| CY2291SXC-XXXT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Three-PLL General Purpose EPROM Programmable Clock Generator |
| CY2291SXL-329 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。