- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379001 > CY22800-161A (Cypress Semiconductor Corp.) Universal Programmable Clock Generator (UPCG) PDF資料下載
參數(shù)資料
| 型號： | CY22800-161A |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Universal Programmable Clock Generator (UPCG) |
| 中文描述： | 通用可編程時鐘發(fā)生器（UPCG） |
| 文件頁數(shù)： | 8/10頁 |
| 文件大?。?/td> | 412K |
| 代理商： | CY22800-161A |
CY22800
Document #: 001-07704 Rev. *A
Page 8 of 10
Test Circuit
Figure 2. Test Circuit Diagram
Timing Definitions
Figure 3. Duty Cycle Definition; DC = t2/t1
Figure 4. Rise and Fall Time Definitions
DC Electrical Specifications
Parameter
Name
Description
Min.
Typ.
Max.
Unit
I
OH
I
OL
C
IN1
C
IN2
Output High Current
V
OH
= V
DD
– 0.5, V
DD
= 3.3V (source)
V
OL
= 0.5, V
DD
= 3.3V (sink)
All input pins except XIN and XOUT
12
24
–
mA
Output Low Current
12
24
–
mA
Input Capacitance
–
–
7
pF
Input Capacitance
XIN and XOUT pins for non-VCXO applica-
tions
–
24
–
pF
I
IH
I
IL
f
XO
V
VCXO
V
IH
V
IL
Input High Current
V
IH
= V
DD
V
IL
= 0V
–
5
10
μ
A
μ
A
Input Low Current
–
–
50
VCXO Pullability Range
±150
–
ppm
VCXO Input Range
0
–
V
DD
–
V
Input High Voltage
CMOS levels, 70% of V
DD
CMOS levels, 30% of V
DD
0.7
–
V
DD
V
DD
Input Low Voltage
–
–
0.3
AC
Electrical
Characteristics
(V
DD
= 3.3V
)
Parameter
Name
Description
Min.
Typ.
Max.
Unit
DC
Output Duty Cycle
Duty Cycle is defined in
Figure 3
, 50% of V
DD
Output Clock Rise Time, 20% - 80% of V
DD
Output Clock Fall Time, 80% - 20% of V
DD
45
50
55
%
t
3
t
4
t
10
Rising Edge Slew Rate
0.8
1.4
–
V/ns
Falling Edge Slew Rate
0.8
1.4
–
V/ns
PLL Lock Time
–
–
3
ms
0.1
μ
F
V
DD
CLKout
C
LOAD
GND
OUTPUTS
t1
t2
CLK
50%
50%
t3
CLK
80%
20%
t4
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY22800-162A | Universal Programmable Clock Generator (UPCG) |
| CY22800-163A | Universal Programmable Clock Generator (UPCG) |
| CY22800-164A | Universal Programmable Clock Generator (UPCG) |
| CY22800-165A | Universal Programmable Clock Generator (UPCG) |
| CY22800FXC | Universal Programmable Clock Generator (UPCG) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY22800-162A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
| CY22800-163A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
| CY22800-164A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
| CY22800-165A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
| CY22800FXC | 功能描述:鎖相環(huán) - PLL MediaClock Clock COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。