- 您現(xiàn)在的位置：買賣IC網 > PDF目錄379001 > CY22800-159A (Cypress Semiconductor Corp.) Universal Programmable Clock Generator (UPCG) PDF資料下載
參數資料
| 型號： | CY22800-159A |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Universal Programmable Clock Generator (UPCG) |
| 中文描述： | 通用可編程時鐘發(fā)生器（UPCG） |
| 文件頁數： | 7/10頁 |
| 文件大?。?/td> | 412K |
| 代理商： | CY22800-159A |
CY22800
Document #: 001-07704 Rev. *A
Page 7 of 10
Absolute Maximum Conditions
Parameter
Description
Min
Max
Unit
V
DD
T
S
T
J
Supply Voltage
–0.5
4.6
V
Storage Temperature
–65
125
°C
Junction Temperature
–
125
°C
Digital Inputs
V
SS
– 0.3
V
SS
– 0.3
2
V
DD
+ 0.3
V
DD
+ 0.3
–
V
Digital Outputs referred to V
DD
Electro-Static Discharge
V
kV
Recommended Operating Conditions
Parameter
Description
Min
Typ
Max
Unit
V
DD
T
A
Operating Voltage
3.14
3.3
3.47
V
Ambient Temperature, Commercial Grade
0
–
70
°C
Ambient Temperature, Industrial Grade
–40
–
85
°C
C
LOAD
f
REF[4]
t
PU
Max. Load Capacitance on the CLK output
–
–
15
pF
Reference Frequency
0.5
–
100
MHz
Power-up time for all VDDs to reach minimum specified voltage (power ramps
must be monotonic)
0.05
–
500
ms
Pullable Crystal Specifications for VCXO Application ONLY
Parameter
Name
Min
Typ
Max
Unit
C
LNOM
R
1
R
3
/R
1
Crystal Load Capacitance
–
14
–
pF
Equivalent Series Resistance
–
–
25
Ratio of Third Overtone Mode ESR to Fundamental Mode ESR. Ratio used
because typical R
1
values are much less than the maximum spec
Crystal Drive Level. No external series resistor assumed
3
–
–
–
DL
–
0.5
2
mW
F
3SEPHI
F
3SEPLO
C0
Third overtone separation from 3*F
NOM
(High Side)
Third overtone separation from 3*F
NOM
(Low Side)
Crystal shunt capacitance
300
–
–
ppm
–
–
–150
ppm
7
pF
C0/C1
Ratio of Shunt to motional capacitance
180
–
250
C
1
Crystal motional capacitance
14.4
18
21.6
fF
Recommended Crystal Specifications for ALL other Applications
Parameter
Name
Description
Min
Typ
Max
Unit
F
NOM
Nominal Crystal Frequency
Parallel resonance, fundamental mode, and
AT cut
8
–
30
MHz
C
LNOM
R
1
Nominal Load Capacitance
–
12
–
pF
Equivalent Series Resistance
(ESR)
Fundamental mode
–
35
50
DL
Crystal Drive Level
No external series resistor assumed
–
0.5
2
mW
Note
4. Configuration dependent, see the one-page documents.
[+] Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| CY22800-160A | Universal Programmable Clock Generator (UPCG) |
| CY22800-161A | Universal Programmable Clock Generator (UPCG) |
| CY22800-162A | Universal Programmable Clock Generator (UPCG) |
| CY22800-163A | Universal Programmable Clock Generator (UPCG) |
| CY22800-164A | Universal Programmable Clock Generator (UPCG) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY22800-160A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
| CY22800-161A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
| CY22800-162A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
| CY22800-163A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
| CY22800-164A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Programmable Clock Generator (UPCG) |
發(fā)布緊急采購，3分鐘左右您將得到回復。