參數(shù)資料
型號： CY2277A
廠商： Cypress Semiconductor Corp.
英文描述： 6x86, K6 Clock Synthesizer/Driver for Desktop Mobile PCs with Intel 82430TX and 2 DIMMs or 3 SO-DIMMs
中文描述： 6x86，K6時(shí)鐘合成器/桌面移動(dòng)與英特爾82430TX和2個(gè)DIMM或3，所以電腦驅(qū)動(dòng)器- DIMM內(nèi)存
文件頁數(shù)： 6/19頁
文件大小： 206K
代理商： CY2277A
CY2277A
Document #: 38-07332 Rev. *A
Page 6 of 19
Operating Conditions
[6]
Parameter
AV
DD
, V
DDQ3
V
DDCPU
Description
Min.
3.135
2.375
2.375
3.135
2.375
2.375
3.135
0
–
40
Max.
3.465
2.9
2.625
3.465
2.9
2.625
3.465
70
85
Unit
V
V
Analog and Digital Supply Voltage
2.5V CPU Supply Voltage (-1,-1M, -3, -7M)
2.5V CPU Supply Voltage (-12, -12M, -12I)
3.3V CPU Supply Voltage
2.5V IOAPIC Supply Voltage (-1,-1M, -3, -7M)
2.5V IOAPIC Supply Voltage (-12, -12M, -12I)
3.3V IOAPIC Supply Voltage
Operating Temperature, Commercial
Operating Temperature, Industrial
Max. Capacitive Load on
CPUCLK, USBCLK/IOCLK, REF1, IOAPIC
PCICLK, SDRAM
REF0
Reference Frequency, Oscillator Nominal Value
Power-up time for all VDD's to reach minimum specified voltage (power
ramps must be monotonic)
V
DDQ2
V
T
A
T
A
C
L
°
C
°
C
pF
10
30, 20
20
14.318
20
30
45
f
(REF)
14.318
MHz
t
PU
0.05
50
ms
Electrical Characteristics (-1, -3, -12)
Parameter
Description
V
IH
High-level Input Voltage
V
IL
Low-level Input Voltage
V
ILiic
Low-level Input Voltage
V
OH
Test Conditions
Min. Max. Unit
2.0
0.8
0.7
2.0
Except Crystal Inputs
Except Crystal Inputs
SMBus inputs only
V
DDQ2
= V
DDCPU
= 2.375V
V
V
V
V
High-level Output Voltage
[7]
I
OH
= 18 mA CPUCLK
I
OH
= 18 mA IOAPIC
I
OL
= 29 mA
I
OL
= 29 mA
I
OH
= 32 mA CPUCLK
I
OH
= 36 mA SDRAM
I
OH
= 32 mA PCICLK
I
OH
= 26 mA USBCLK
I
OH
= 26 mA IOCLK
I
OH
= 36 mA REF0
I
OH
= 26 mA REF1
I
OL
= 24 mA
I
OL
= 29 mA
I
OL
= 26 mA
I
OL
= 21 mA
I
OL
= 21 mA
I
OL
= 29 mA
I
OL
= 21 mA
V
OL
Low-level Output Voltage
[7]
V
DDQ2
= V
DDCPU
= 2.375V
CPUCLK
IOAPIC
0.4
V
V
OH
High-level Output Voltage
[7]
V
DDQ3
, AV
DD
, V
DDCPU
= 3.135V
2.4
V
V
OL
Low-level Output Voltage
[7]
V
DDQ3
, AV
DD
, V
DDCPU
= 3.135V
CPUCLK
SDRAM
PCICLK
USBCLK
IOCLK
REF0
REF1
0.4V
V
I
IH
I
IL
I
IL
I
OZ
I
DD
I
DD
I
DDS
Input High Current
Input Low Current
Input Low Current
Output Leakage Current
Power Supply Current
[7, 8]
Power Supply Current
[7, 8]
Power-down Current
V
IH
= V
DD
V
IL
= 0V, except PWR_SEL
V
IL
= 0V, PWR_SEL only
Three-state
V
DD
= 3.465V, V
IN
= 0 or V
DD
, Loaded Outputs, CPU = 66.67 MHz
V
DD
= 3.465V, V
IN
= 0 or V
DD
, Unloaded Outputs
Current draw in power-down state, PWR_SEL = V
DD
–
10
+10
10
100
+10
250
120
150
μ
A
μ
A
μ
A
μ
A
mA
mA
μ
A
–
10
相關(guān)PDF資料
PDF描述
CY2277APAC-1M 6x86, K6 Clock Synthesizer/Driver for Desktop Mobile PCs with Intel 82430TX and 2 DIMMs or 3 SO-DIMMs
CY2277APAC-7M 6x86, K6 Clock Synthesizer/Driver for Desktop Mobile PCs with Intel 82430TX and 2 DIMMs or 3 SO-DIMMs
CY2283PVC-1 PentiumII, K6, 6x86 100-MHz Clock Synthesizer/Driver for Desktop PCs with ALI or VIA Chipsets, AGP and 3 DIMMs
CY2283PVC-2 PentiumII, K6, 6x86 100-MHz Clock Synthesizer/Driver for Desktop PCs with ALI or VIA Chipsets, AGP and 3 DIMMs
CY2291SI-XXX Three-PLL General Purpose EPROM Programmable Clock Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY2277APAC-12M 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:6x86, K6 Clock Synthesizer/Driver for Desktop Mobile PCs with Intel 82430TX and 2 DIMMs or 3 SO-DIMMs
CY2277APAC-1M 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Pentium㈢/II, 6x86, K6 Clock Synthesizer/Driver for Desktop/ Mobile PCs with Intel㈢ 82430TX and 2 DIMMs or 3 SO-DIMMs
CY2277APAC4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
CY2277APAC-7M 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:6x86, K6 Clock Synthesizer/Driver for Desktop Mobile PCs with Intel 82430TX and 2 DIMMs or 3 SO-DIMMs
CY2277APVC-1 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Pentium㈢/II, 6x86, K6 Clock Synthesizer/Driver for Desktop/ Mobile PCs with Intel㈢ 82430TX and 2 DIMMs or 3 SO-DIMMs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*