參數(shù)資料
型號(hào)： CY22395ZXI-XXX
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： XO, clock
英文描述： -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
中文描述： 166 MHz, OTHER CLOCK GENERATOR, PDSO16
封裝： 4.40 MM, LEAD FREE, MO-153, TSSOP-16
文件頁(yè)數(shù)： 6/19頁(yè)
文件大?。?/td> 235K
代理商： CY22395ZXI-XXX
CY22393
CY22394
CY22395
Document #: 38-07186 Rev. *B
Page 6 of 19
Memory Bitmap Definitions
Clk{A–D}_Div[6:0]
Each of the four main output clocks (CLKA–CLKD) features a
7-bit linear output divider. Any divider setting may be used
between 1 and 127 by programming the value of the desired
divider into this register. Odd divide values are automatically
duty-cycle corrected. Setting a divide value of zero powers
down the divider and forces the output to a three-state
condition.
CLKA and CLKB have two divider registers, selected by the
DivSel bit (which in turn is selected by S2, S1, and S0). This
allows dynamic changing of the output divider value. For the
CY22394 device, ClkD_Div = 000001.
ClkE_Div[1:0]
CLKE has a simpler divider.
For the CY22394, set
ClkE_Div = 01.
Clk*_FS[2:0]
Each of the four main output clocks (CLKA–CLKD) has a
three-bit code that determines the clock sources for the output
divider. The available clock sources are: Reference, PLL1,
PLL2, and PLL3. Each PLL provides both positive and
negative phased outputs, for a total of seven clock sources.
Note that the phase is a relative measure of the PLL output
phases. No absolute phase relation exists at the outputs.
Xbuf_OE
This bit enables the XBUF output when HIGH. For the
CY22395, Xbuf_OE = 0.
PdnEn
This bit selects the function of the SHUTDOWN/OE pin. When
this bit is HIGH, the pin is an active LOW shutdown control.
When this bit is LOW, this pin is an active HIGH output enable
control.
Clk*_ACAdj[1:0]
These bits modify the output predrivers, changing the duty
cycle through the pads. These are nominally set to 01, with a
higher value shifting the duty cycle higher. The performance of
the nominal setting is guaranteed.
Clk*_DCAdj[1:0]
These bits modify the DC drive of the outputs. The perfor-
mance of the nominal setting is guaranteed.
PLL*_Q[7:0]
PLL*_P[9:0]
PLL*_P0
These are the 8-bit Q value and 11-bit P values that determine
the PLL frequency. The formula is:
PLL*_LF[2:0]
These bits adjust the loop filter to optimize the stability of the
PLL. The following table can be used to guarantee stability.
However, CyClocksRT uses a more complicated algorithm to
set the loop filter for enhanced jitter performance. It is recom-
mended to use the Print Preview function in CyClocksRT to
determine the charge pump settings for optimal jitter perfor-
mance.
PLL*_En
This bit enables the PLL when HIGH. If PLL2 or PLL3 are not
enabled, then any output selecting the disabled PLL must
have a divider setting of zero (off). Since the PLL1_En bit is
dynamic, internal logic automatically turns off dependent
outputs when PLL1_En goes LOW.
DivSel
This bit controls which register is used for the CLKA and CLKB
dividers.
ClkE_Div[1:0]
00
01
10
11
ClkE Output
Off
PLL1 0
°
Phase/4
PLL1 0
°
Phase/2
PLL1 0
°
Phase/3
Clk*_FS[2:0]
000
001
010
011
100
101
110
111
Clock Source
Reference Clock
Reserved
PLL1 0
°
Phase
PLL1 180
°
Phase
PLL2 0
°
Phase
PLL2 180
°
Phase
PLL3 0
°
Phase
PLL3 180
°
Phase
Clk*_DCAdj[1:0]
00
01
10
11
Output Drive Strength
–30% of nominal
Nominal
+15% of nominal
+50% of nominal
PLL*_LF[2:0]
000
001
010
011
100
P
T
Min
16
232
627
835
1044
P
T
Max
231
626
834
1043
1600
F
PLL
F
REF
P
T
Q
T
+
-------
×
=
P
T
2
P
3
+
(
)
×
(
)
PO
=
Q
t
Q
2
+
=
相關(guān)PDF資料
PDF描述
CY22393ZXI-XXXT -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
CY22394ZXI-XXXT -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
CY22395ZXI-XXXT -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
CY22393FXC -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
CY22393FXCT -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY22395ZXI-XXXT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Three-PLL Serial-Programmable Flash-Programmable Clock Generator
CY2250SC-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator
CY2254 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator
CY2254A 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Pentium㈢ Processor Compatible Clock Synthesizer/Driver
CY2254ASC-1 制造商:Rochester Electronics LLC 功能描述:PENTIUM COMPATIBLE CLOCK GENERATOR/DRIVER - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*