參數(shù)資料
型號(hào): CY22392ZXC
廠商: Cypress Semiconductor Corp.
英文描述: Three-PLL General Purpose FLASH Programmable Clock Generator
中文描述: 三鎖相環(huán)通用閃存可編程時(shí)鐘發(fā)生器
文件頁(yè)數(shù): 5/8頁(yè)
文件大?。?/td> 157K
代理商: CY22392ZXC
CY22392
Document #: 38-07013 Rev. *D
Page 5 of 8
Electrical Characteristics
Parameter
Description
Conditions
Min.
Typ.
Max.
Unit
I
OH
I
OL
C
XTAL_MIN
C
XTAL_MAX
C
LOAD_IN
V
IH
V
IL
I
IH
I
IL
I
OZ
I
DD
Output High Current
[3]
Output Low Current
[3]
Crystal Load Capacitance
[3]
Crystal Load Capacitance
[3]
Input Pin Capacitance
[3]
V
OH
= V
DD
– 0.5, V
DD
= 3.3 V
V
OL
= 0.5V, V
DD
= 3.3 V
Capload at minimum setting
12
24
mA
12
24
mA
6
pF
Capload at maximum setting
30
pF
Except crystal pins
7
pF
HIGH-Level Input Voltage
CMOS levels,% of AV
DD
CMOS levels,% of AV
DD
V
IN
= AV
DD
– 0.3 V
V
IN
= +0.3 V
Three-state outputs
70%
AV
DD
AV
DD
μ
A
μ
A
μ
A
LOW-Level Input Voltage
30%
Input HIGH Current
<1
10
Input LOW Current
<1
10
Output Leakage Current
10
Total Power Supply Current
3.3V Power Supply; 2 outputs @
166 MHz; 4 outputs @ 83 MHz
100
mA
3.3V Power Supply; 2 outputs @
20 MHz; 4 outputs @ 40 MHz
50
mA
I
DDS
Total Power Supply Current in
Shutdown Mode
Shutdown active
5
20
μ
A
Switching Characteristics
Parameter
Name
Description
Min.
Typ.
Max.
Unit
1/t
1
Output Frequency
[3, 4]
Clock output limit, Commercial
200
MHz
Clock output limit, Industrial
Duty cycle for outputs, defined as t
2
÷
t
1
,
Fout < 100 MHz, divider >= 2, measured at V
DD
/2
Duty cycle for outputs, defined as t
2
÷
t
1
,
Fout > 100 MHz or divider = 1, measured at V
DD
/2
166
MHz
t
2
Output Duty Cycle
[3, 5]
45%
50%
55%
40%
50%
60%
t
3
t
4
Rising Edge Slew Rate
[3]
Output clock rise time, 20% to 80% of V
DD
Falling Edge Slew
Rate
[3]
0.75
1.4
V/ns
Output clock fall time, 20% to 80% of V
DD
0.75
1.4
V/ns
t
5
Output three-state
Timing
[3]
Clock Jitter
[3, 6]
Time for output to enter or leave three-state mode
after SHUTDOWN/OE switches
150
300
ns
t
6
Peak-to-peak period jitter, CLK outputs measured
at V
DD
/2
PLL Lock Time from Power-up
400
ps
t
7
Lock Time
[3]
1.0
3
ms
Notes:
3. Guaranteed by design, not 100% tested.
4. Guaranteed to meet 20%–80% output thresholds and duty cycle specifications.
5. Reference Output duty cycle depends on XTALIN duty cycle.
6. Jitter varies significantly with configuration. Reference Output jitter depends on XTALIN jitter and edge rate.
相關(guān)PDF資料
PDF描述
CY22392ZXI Three-PLL General Purpose FLASH Programmable Clock Generator
CY22392FI Three-PLL General Purpose FLASH Programmable Clock Generator
CY22392FXC Three-PLL General Purpose FLASH Programmable Clock Generator
CY22392FXI Three-PLL General Purpose FLASH Programmable Clock Generator
CY2254ASC-1 Pentium Processor Compatible Clock Synthesizer/Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY22392ZXC-320 制造商:Cypress Semiconductor 功能描述:
CY22392ZXC-338 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY22392ZXC-345 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3-PLL Serial-Program FL-Program Clk Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CY22392ZXC-345KN 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY22392ZXC-345T 功能描述:鎖相環(huán) - PLL 3-PLL Clk Syn COM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray