參數(shù)資料
型號(hào)： CY22392FI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： XO, clock
英文描述： Three-PLL General Purpose FLASH Programmable Clock Generator
中文描述： 166 MHz, OTHER CLOCK GENERATOR, PDSO16
封裝： 4.40 MM, MO-153, TSSOP-16
文件頁(yè)數(shù)： 5/8頁(yè)
文件大小： 157K
代理商： CY22392FI
CY22392
Document #: 38-07013 Rev. *D
Page 5 of 8
Electrical Characteristics
Parameter
Description
Conditions
Min.
Typ.
Max.
Unit
I
OH
I
OL
C
XTAL_MIN
C
XTAL_MAX
C
LOAD_IN
V
IH
V
IL
I
IH
I
IL
I
OZ
I
DD
Output High Current
[3]
Output Low Current
[3]
Crystal Load Capacitance
[3]
Crystal Load Capacitance
[3]
Input Pin Capacitance
[3]
V
OH
= V
DD
– 0.5, V
DD
= 3.3 V
V
OL
= 0.5V, V
DD
= 3.3 V
Capload at minimum setting
12
24
–
mA
12
24
–
mA
–
6
–
pF
Capload at maximum setting
–
30
–
pF
Except crystal pins
–
7
–
pF
HIGH-Level Input Voltage
CMOS levels,% of AV
DD
CMOS levels,% of AV
DD
V
IN
= AV
DD
– 0.3 V
V
IN
= +0.3 V
Three-state outputs
70%
–
–
AV
DD
AV
DD
μ
A
μ
A
μ
A
LOW-Level Input Voltage
–
–
30%
Input HIGH Current
–
<1
10
Input LOW Current
–
<1
10
Output Leakage Current
–
10
Total Power Supply Current
3.3V Power Supply; 2 outputs @
166 MHz; 4 outputs @ 83 MHz
–
100
–
mA
3.3V Power Supply; 2 outputs @
20 MHz; 4 outputs @ 40 MHz
–
50
–
mA
I
DDS
Total Power Supply Current in
Shutdown Mode
Shutdown active
–
5
20
μ
A
Switching Characteristics
Parameter
Name
Description
Min.
Typ.
Max.
Unit
1/t
1
Output Frequency
[3, 4]
Clock output limit, Commercial
–
–
200
MHz
Clock output limit, Industrial
Duty cycle for outputs, defined as t
2
÷
t
1
,
Fout < 100 MHz, divider >= 2, measured at V
DD
/2
Duty cycle for outputs, defined as t
2
÷
t
1
,
Fout > 100 MHz or divider = 1, measured at V
DD
/2
–
–
166
MHz
t
2
Output Duty Cycle
[3, 5]
45%
50%
55%
40%
50%
60%
t
3
t
4
Rising Edge Slew Rate
[3]
Output clock rise time, 20% to 80% of V
DD
Falling Edge Slew
Rate
[3]
0.75
1.4
–
V/ns
Output clock fall time, 20% to 80% of V
DD
0.75
1.4
–
V/ns
t
5
Output three-state
Timing
[3]
Clock Jitter
[3, 6]
Time for output to enter or leave three-state mode
after SHUTDOWN/OE switches
–
150
300
ns
t
6
Peak-to-peak period jitter, CLK outputs measured
at V
DD
/2
PLL Lock Time from Power-up
–
400
–
ps
t
7
Lock Time
[3]
–
1.0
3
ms
Notes:
3. Guaranteed by design, not 100% tested.
4. Guaranteed to meet 20%–80% output thresholds and duty cycle specifications.
5. Reference Output duty cycle depends on XTALIN duty cycle.
6. Jitter varies significantly with configuration. Reference Output jitter depends on XTALIN jitter and edge rate.
相關(guān)PDF資料
PDF描述
CY22392FXC Three-PLL General Purpose FLASH Programmable Clock Generator
CY22392FXI Three-PLL General Purpose FLASH Programmable Clock Generator
CY2254ASC-1 Pentium Processor Compatible Clock Synthesizer/Driver
CY2254ASC-2 Pentium Processor Compatible Clock Synthesizer/Driver
CY2277APAC-12M 6x86, K6 Clock Synthesizer/Driver for Desktop Mobile PCs with Intel 82430TX and 2 DIMMs or 3 SO-DIMMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY22392FSXC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Three-PLL General Purpose Flash Programmable Clock Generator
CY22392FSXCT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Three-PLL General Purpose Flash Programmable Clock Generator
CY22392FSXI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Three-PLL General Purpose Flash Programmable Clock Generator
CY22392FSXIT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Three-PLL General Purpose Flash Programmable Clock Generator
CY22392FXA 功能描述:IC CLOCK GEN 3-PLL 16TSSOP 制造商:cypress semiconductor corp 系列:汽車級(jí)，AEC-Q100 包裝:管件 零件狀態(tài):有效 類型:時(shí)鐘發(fā)生器，扇出配送 PLL:帶旁路 輸入:LVTTL，晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1：6 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大值:166MHz 分頻器/倍頻器:是/無(wú) 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:192
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*