- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378989 > CXL5002P (Sony Corporation) CMOS-CCD 1/2H Delay Line for NTSC PDF資料下載
參數(shù)資料
| 型號： | CXL5002P |
| 廠商： | Sony Corporation |
| 英文描述： | CMOS-CCD 1/2H Delay Line for NTSC |
| 中文描述： | CMOS與CCD 1/2H延遲線對NTSC |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 97K |
| 代理商： | CXL5002P |
CMOS-CCD 1/2H Delay Line for NTSC
Description
The CXL5002M/P are general-purpose CMOS-CCD
delay line ICs that provide 1/2H delay time for NTSC.
Features
Low power consumption 70mW (Typ.)
Small size package (8-pin SOP, DIP)
Low differential gain DG = 3% (Typ.)
Input signal amplitude 180 IRE (= 1.28Vp-p, Max.)
Low input clock amplitude operation 150mVp-p (Min.)
Built-in peripheral circuits (clock driver, timing
generator, autobias, and output circuits)
Functions
340-bit CCD register
Clock drivers
Autobias circuit
Sync tip clamp circuit
Sample and hold circuit
Structure
CMOS-CCD
Absolute Maximum Ratings
(Ta = 25°C)
Supply voltage
Supply voltage
Operating temperature
Storage temperature
Allowable power dissipation
V
DD
V
CL
Topr –10 to +60
Tstg –55 to +150 °C
P
D
CXL5002M 350 mW
CXL5002P 480 mW
11
6
V
V
°C
Recommended Operating Conditions
Supply voltage
V
DD
V
CL
9 ± 5%
5 ± 5%
V
V
Recommended Clock Conditions
Input clock amplitude
V
CK
150mVp-p to 1.0Vp-p
(250mVp-p typ.)
10.7MHz
Clock frequency
f
CK
– 1 –
E50586B79-PS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CXL5002M/P
CXL5002M
8 pin SOP (Plastic)
CXL5002P
8 pin DIP (Plastic)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXL5003 | CMOS-CCD 1H Delay Line for PAL |
| CXL5003M | CMOS-CCD 1H Delay Line for PAL |
| CXL5003P | CMOS-CCD 1H Delay Line for PAL |
| CXL5005M | CMOS-CCD 1H Delay Line for NTSC with PLL |
| CXL5005P | CMOS-CCD 1H Delay Line for NTSC with PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXL5003 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5003M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5003M/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5003P | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5005M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for NTSC with PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。