- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378985 > CXD3152AR (Sony Corporation) Signal Processor LSI for Single-chip CCD B/W Camera PDF資料下載
參數(shù)資料
| 型號： | CXD3152AR |
| 廠商： | Sony Corporation |
| 英文描述： | Signal Processor LSI for Single-chip CCD B/W Camera |
| 中文描述： | 信號處理LSI的單芯片防治荒漠化公約/黑白攝像機 |
| 文件頁數(shù)： | 3/45頁 |
| 文件大?。?/td> | 326K |
| 代理商： | CXD3152AR |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
– 3 –
CXD3152AR
Description of Functions by Block
CDS & AGC
CDS
V
DD
1 = 5.0V
SHD/SHP external input: <SHD/SHP>
Brightness signal output for iris detection: <IRISOUT>
AGC
V
DD
2 = 5.0V
AGC gain variable range: 6 to 19dB (typ.)
The gain is controlled by the 8-bit DAC for DC voltage generation.
Manual setting possible by the register
A/D Converter
ADC
10 bits
V
DD
3 = 3.3V
The input block clamp circuit pulse is generated internally, and external input is impossible.
Built-in voltage follower for the reference voltage
Digital Signal Processing
DGC
DGC (digital gain control) operates at the maximum AGC (analog gain control) gain.
The gain can be controlled from 0 to approximately 8 times.
The aperture signal coring level is automatically controlled in conjunction with the gain.
MIRROR
Right/left inverted output possible <MIRROR>
APCON
Horizontal and vertical aperture correction circuit
The circuit can be turned on and off by the setting pin. <APCON>
Fine adjustment possible by the register
The position at which the aperture correction signal is added can be switched to before or after gamma.
Gamma correction
4 patterns can be selected by the setting pins. <GAMMA1, GAMMA2>
7-line approximation
Adjustable by the register
Oversampling
Sampling frequency selectable from 2MCKI or (2MCKI/2)
PED
Standard setting: 7.5 IRE
Adjustable by the register
Character input
A 1-bit signal from an external pin can be added to the luminance signal. <CHARA>
The gain can be set by the register.
Blemish detection and compensation function
Up to a total of 10 white point blemishes can be detected and compensated during dark signal.
Blemish addresses can be read out by serial communication.
Digital output
8-bit digital signal output
相關PDF資料 |
PDF描述 |
|---|---|
| CXD3400 | 6-channel CCD Vertical Clock Driver |
| CXD3400N | Silver Mica Capacitor; Capacitance:30000pF; Capacitance Tolerance: 2%; Series:CD42; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:27mm; Leaded Process Compatible:No RoHS Compliant: No |
| CXD3410 | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
| CXD3410GA | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
| CXD3422GA | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3152R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Signal Processor LSI for Single-chip CCD B/W Camera |
| CXD3172AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Signal Processor LSI for Single CCD Color Camera |
| CXD3204R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:IEEE1394 LSI for D-STB, D-VHS, and DTV |
| CXD3205R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IEEE 1394 (Firewire) Bus Interface/Controller |
| CXD3220 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 |
發(fā)布緊急采購，3分鐘左右您將得到回復。