
587
APPENDIX E REVISION HISTORY
User’s Manual U14260EJ3V1UD
(2/3)
Page
Description
Modification of the following figures
Figure 8-17 Timing of Interval Timer Operation
Figure 8-36 PPG Output Operation Timing
Figure 8-37 Start Timing of 16-Bit Timer Counter 0n (TM0n)
p. 159
p. 175
p. 183
Addition of the following figures
Figure 9-3 Format of 8-Bit Timer Counter 5n (TM5n)
Figure 9-4 Format of 8-Bit Timer Compare Register 5n (CR5n)
p. 189
p. 190
Modification of the following figures
Figure 9-10 Interval Timer Operation Timing
Figure 9-11 External Event Counter Operation Timing (with Rising Edge Specified)
Figure 9-12 Square-Wave Output Operation Timing
Figure 9-13 PWM Output Operation Timing
Figure 9-14 Timing of Operation with CR5n Changed
Figure 9-15 16-Bit Resolution Cascade Connection Mode
Figure 9-16 Start Timing of 8-Bit Timer Counter 5n (TM5n)
pp. 196 to 198
p. 199
p. 201
p. 203
p. 204
p. 205
p. 209
p. 202
Modification of description on cycle and duty, and addition of active level width to
9.4.4 8-bit PWM
output operation
p. 214
Addition of
10.5 Cautions for Watch Timer
and
Figure 10-4 Example of Generation of Watch
Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)
p. 225
Modification of
Figure 13-1 Block Diagram of 10-Bit A/D Converter
p. 226
Modification of part of description in
13.2 A/D Converter Configuration
p. 228
Shift of description of A/D conversion result register 0 (ADCR0) to
13.3 Registers Used in A/D
Converter
p. 232
Modification of part of description in
13.4.1 Basic operations of A/D converter
p. 234
Addition of description of successive approximation register (SAR) to
13.4.2 Input voltage and
conversion results
Modification of the following figures
Figure 13-9 A/D Conversion by Hardware Start (When Falling Edge Is Specified)
Figure 13-10 A/D Conversion by Software Start
Figure 13-17 A/D Conversion End Interrupt Request Generation Timing
p. 236
p. 237
p. 242
p. 243
Modification of part of description in
(10) Timing at which A/D conversion result is undefined
in
13.6
Cautions for A/D Converter
p. 245
Addition of
Figure 13-20 Timing of A/D Converter Sampling and A/D Conversion Start Delay
p. 255
Modification of description in
(1) Registers to be used
in
14.4.2 Asynchronous serial interface
(UART) mode
p. 259
Addition of
Figure 14-9 Example of UART Transmit/Receive Data Waveform
p. 263
Modification of
Table 14-4 Causes of Receive Errors
p. 264
Modification of description in
(1) Registers to be used
in
14.4.3 Infrared data transfer mode
p. 282
Modification of description in
(1) Registers to be used
in
15.4.2 Asynchronous serial interface
(UART) mode
p. 287
Addition of
Figure 15-12 Example of UART Transmit/Receive Data Waveform
p. 295
Modification of
Table 15-9 Causes of Receive Errors
p. 297
Modification of description in
(1) Registers to be used
in
15.4.3 Multi-processor transfer mode
p. 303
Modification of description in
(1) Registers to be used
in
15.4.4 Infrared data transfer (IrDA) mode