
211
CHAPTER 10 WATCH TIMER
User
’
s Manual U14260EJ3V1UD
10.2 Watch Timer Configuration
The watch timer consists of the following hardware.
Table 10-1. Watch Timer Configuration
Item
Configuration
Counter
5 bits
×
1
Prescaler
9 bits
×
1
Control register
Watch timer operation mode register (WTM)
10.3 Register to Control Watch Timer
The watch timer is controlled by the watch timer operation mode register (WTM).
Watch timer operation mode register (WTM)
This register sets the watch timer count clock, enables/disables operation, sets the prescaler interval time,
controls the 5-bit counter operation, and sets the watch timer interrupt request time.
WTM is set by a 1-bit or 8-bit memory manipulation instruction.
RESET input clears WTM to 00H.