參數(shù)資料
型號(hào)： CS4354-CSZ
廠商： CIRRUS LOGIC INC
元件分類： DAC
中文描述： SERIAL INPUT LOADING, 24-BIT DAC, PDSO14
封裝： 0.150 INCH, LEAD FREE, MS-012, SOIC-14
文件頁(yè)數(shù)： 8/26頁(yè)
文件大小： 414K
代理商： CS4354-CSZ
16
DS895PP1
CS4354
When power is first applied, the POR circuit monitors the VA supply voltage to determine when it reaches
a defined threshold, Von1. At this time, the POR circuit asserts the internal reset low, resetting all of the
digital circuitry. Once the VA supply reaches the secondary threshold, Von2, the POR circuit releases the
internal reset.
When power is removed and the VA voltage reaches a defined threshold, Voff, the POR circuit asserts the
internal reset low, resetting all of the digital circuitry.
Note:
For correct operation of the internal POR circuit, the voltage on VL must rise before or simulta-
neously with VA.
4.8
Initialization
When power is first applied, the DAC enters a reset (low power) state at the beginning of the initialization
sequence. In this state, the AOUTx pins are weakly pulled to ground and FILT+ is connected to GND.
The device will remain in the reset state until VON2 is reached. Once VON2 is reached, the internal digital
circuitry is reset and the DAC enters a power-down state until MCLK is applied.
Once MCLK is valid, the device enters an initialization state in which the charge pump powers up and charg-
es the capacitors for the negative voltage supply.
Once LRCK is valid, the number of MCLK cycles is counted relative to the LRCK period to determine the
MCLK/LRCK frequency ratio. Next, the device enters the power-up state in which the interpolation filters
and delta-sigma modulators are turned on, the internal voltage reference, FILT+, powers up to normal op-
eration, the analog output pull-down resistors are removed, and power is applied to the output amplifiers.
If a valid SCLK is applied, the device will clock in data according to the applied SCLK. If no SCLK is present,
the device will clock in data using the derived internal SCLK (see Figure 3 on page 9) and will apply the de-
emphasis filter according to Section 4.4.2.1 on page 14.
After this power-up state sequence is complete, normal operation begins and analog output is generated.
If valid MCLK, LRCK, and SCLK are applied to the DAC before VON2 is reached, the total time from VON2
to the analog audio output from AOUTx is less than 50 ms.
See Figure 9 for a diagram of the device’s states and transition conditions.
相關(guān)PDF資料
PDF描述
CS47028C-DQZ
CS47048C-CQZ
CS47024C-CQZ
CS47048C-DQZ
CS47028C-CQZ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS4354-CSZR 制造商:Cirrus Logic 功能描述:5V DAC W/ 2VRMS LINE DRIVER - Tape and Reel 制造商:Cirrus Logic 功能描述:DAC 制造商:Cirrus Logic 功能描述:IC DAC 24BIT SRL 14SOIC
CS4355-CSZ 制造商:Cirrus Logic 功能描述:5-V STEREO DAC WITH 2-VRMS GROUND-CENTERED OUTPUT - Bulk 制造商:Cirrus Logic 功能描述:DAC
CS4355-CSZR 制造商:Cirrus Logic 功能描述:5-V STEREO DAC WITH 2-VRMS GROUND-CENTERED OUTPUT - Tape and Reel 制造商:Cirrus Logic 功能描述:DAC
CS4-36 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER
CS4360 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 192 kHz 6 Channel D/A Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*