- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378458 > CS18LV20483ZIR70 (Electronic Theatre Controls, Inc.) High Speec Super Low Power SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CS18LV20483ZIR70 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | High Speec Super Low Power SRAM |
| 中文描述： | 高Speec超低功耗SRAM |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大?。?/td> | 757K |
| 代理商： | CS18LV20483ZIR70 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
High Speed Super Low Power SRAM
256K-Word By 8 Bit
CS18LV20483
PIN DESCRIPTIONS
Name
4
Rev. 1.0
Chiplus reserves the right to change product or specification without notice.
Type
Function
A0 – A17
Input
Address inputs for selecting one of the 262,144 x 8 bit words in the RAM
/CE1, CE2
Input
/CE1 is active LOW and CE2 is active HIGH. Both chip enables must be
active when data read from or write to the device. If either chip enable is
not active, the device is deselected and in a standby power down mode.
The DQ pins will be in high impedance state when the device is
deselected.
/WE
Input
The Write enable input is active LOW. It controls read and write
operations. With the chip selected, when /WE is HIGH and /OE is LOW,
output data will be present on the DQ pins, when /WE is LOW, the data
present on the DQ pins will be written into the selected memory location.
/OE
Input
The output enable input is active LOW. If the output enable is active
while the chip is selected and the write enable is inactive, data will be
present on the DQ pins and they will be enabled. The DQ pins will be in
the high impedance state when /OE is inactive.
DQ0~DQ7
I/O
These 8 bi-directional ports are used to read data from or write data into
the RAM.
Vcc
Power
Power Supply
Gnd
Power
Ground
NC
No connection
TRUTH TABLE
MODE
/CE1
CE2
/WE
X
/OE
DQ0~7
Vcc Current
H
X
X
Standby
X
L
X
L
High Z
I
CCSB
, I
CCSB1
Output
Disabled
Read
Write
L
H
H
H
High Z
I
CC
L
L
H
H
H
L
L
X
D
OUT
D
IN
I
CC
I
CC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS18LV20483ACC-70 | JT 18C 18#20 PIN WALL RECP |
| CS18LV20483ACIR55 | JT 22C 22#22D PIN WALL RECP |
| CS18LV20483ACIR70 | JT 22C 22#22D PIN PLUG |
| CS18LV20483ADI-55 | High Speec Super Low Power SRAM |
| CS18LV20483ADI-70 | High Speec Super Low Power SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS18LV40963DCR70 | 制造商:Chiplus Semiconductor 功能描述:512k~8bit 70ns 2.7V to 3.6V 32sTSOP Tray |
| CS18LV40965CCR55 | 制造商:Chiplus Semiconductor Corp 功能描述:Bulk |
| CS18LV40965FCR55 | 制造商:Chiplus Semiconductor Corp 功能描述:Bulk |
| CS18M | 制造商:CENTRAL 制造商全稱:Central Semiconductor Corp 功能描述:SILICON CONTROLLED RECTIFIER |
| CS18N | 制造商:CENTRAL 制造商全稱:Central Semiconductor Corp 功能描述:SILICON CONTROLLED RECTIFIER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。