- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378458 > CS18LV20483ACC-55 (Electronic Theatre Controls, Inc.) High Speec Super Low Power SRAM PDF資料下載
參數(shù)資料
| 型號： | CS18LV20483ACC-55 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | High Speec Super Low Power SRAM |
| 中文描述： | 高Speec超低功耗SRAM |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 757K |
| 代理商： | CS18LV20483ACC-55 |
High Speed Super Low Power SRAM
256K-Word By 8 Bit
CS18LV20483
NOTES:
1. A write occurs during the overlap(t
WP
) of low /CE1, a high CE2 and low /WE. A write
begins when /CE1 goes low, CE2 going high and /WE goes low. A write ends at the
earliest transition when /CE1 goes high , CE2 goes high an /WE goes high. The t
WP
is
measured from the beginning of the write to the end of write.
2. t
CW
is measured from the /CE1 going low or CE2 going low to end of write.
3. t
AS
is measured from the address valid to the beginning of write.
4. t
WR
is measured from the end or write to the address change. T
WR
applied in case a
write ends as /CE1 or /WE going high or CE2 going low.
ORDER INFORMATION
12
Rev. 1.0
Chiplus reserves the right to change product or specification without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS18LV20483ZI-70 | High Speec Super Low Power SRAM |
| CS18LV20483ZIR55 | High Speec Super Low Power SRAM |
| CS18LV20483ZIR70 | High Speec Super Low Power SRAM |
| CS18LV20483ACC-70 | JT 18C 18#20 PIN WALL RECP |
| CS18LV20483ACIR55 | JT 22C 22#22D PIN WALL RECP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS18LV20483ACC-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Speec Super Low Power SRAM |
| CS18LV20483ACCR55 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Speec Super Low Power SRAM |
| CS18LV20483ACCR70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Speec Super Low Power SRAM |
| CS18LV20483ACI-55 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Speec Super Low Power SRAM |
| CS18LV20483ACI-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Speec Super Low Power SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。