- 您現在的位置：買賣IC網 > PDF目錄378936 > CS18LV02565ACR70 (Electronic Theatre Controls, Inc.) HIGH SPEED SUPER LOW POWER SRAM PDF資料下載
參數資料
| 型號： | CS18LV02565ACR70 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | DRAM |
| 英文描述： | HIGH SPEED SUPER LOW POWER SRAM |
| 中文描述： | 超快速，低功耗SRAM |
| 文件頁數： | 12/14頁 |
| 文件大?。?/td> | 294K |
| 代理商： | CS18LV02565ACR70 |
High Speed Super Low Power SRAM
32K-Word By 8 Bit
CS18LV02565
NOTES:
12
Rev. 2.0
Chiplus reserves the right to change product or specification without notice.
1.
/WE must be high during address transitions.
2.
The internal write time of the memory is defined by the overlap of /CE and /WE low. All signals must be active
to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold
timing should be referenced to the second transition edge of the signal that terminates the write.
3.
T
WR
is measured from the earlier of /CE or /WE going high at the end of write cycle.
4.
During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs
must not be applied.
5.
If the /CE low transition occurs simultaneously with the /WE low transitions or after the /WE transition, output
remain in a high impedance state.
6.
/OE is continuously low (/OE = V
IL
).D
OUT
is the same phase of write data of this write cycle.
7. D
OUT
is the read data of next address.
8. If /CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase
to the outputs must not be applied to them.
9. Test conditions assume signal transition times of 5ns or less, timing reference levels of 0.5VCC, input pulse
levels of 0V to VCC and output loading specified in Figure 1A.
10. Transition is measured ±500mV from steady state with C
L
= 5pF as shown in Figure 1B. The parameter is
guaranteed but not 100% tested.
11. T
CW
is measured from the later of /CE going low to the end of write.
ORDER INFORMATION
相關PDF資料 |
PDF描述 |
|---|---|
| CS18LV02565AIR55 | IC REG SW 1CHAN 1.5A TO220FP-5 |
| CS18LV02565APC-55 | IC REG SW 1CHAN 3A TO220FP-5 |
| CS18LV02565APC-70 | HIGH SPEED SUPER LOW POWER SRAM |
| CS18LV02565APCR55 | HIGH SPEED SUPER LOW POWER SRAM |
| CS18LV02565AIR70 | HIGH SPEED SUPER LOW POWER SRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CS18LV02565AI-55 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH SPEED SUPER LOW POWER SRAM |
| CS18LV02565AI-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH SPEED SUPER LOW POWER SRAM |
| CS18LV02565AIR55 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH SPEED SUPER LOW POWER SRAM |
| CS18LV02565AIR70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH SPEED SUPER LOW POWER SRAM |
| CS18LV02565APC-55 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH SPEED SUPER LOW POWER SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。