- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄236975 > CPPLC5L-A5B6-FREQ2PD (CARDINAL COMPONENTS INC) CRYSTAL OSCILLATOR, CLOCK, 40 MHz - 100 MHz, CMOS/TTL OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | CPPLC5L-A5B6-FREQ2PD |
| 廠商： | CARDINAL COMPONENTS INC |
| 元件分類： | XO, clock |
| 英文描述： | CRYSTAL OSCILLATOR, CLOCK, 40 MHz - 100 MHz, CMOS/TTL OUTPUT |
| 文件頁數(shù)： | 3/5頁 |
| 文件大小： | 487K |
| 代理商： | CPPLC5L-A5B6-FREQ2PD |
CARDINAL COMPONENTS
Cardinal Components, Inc., 155 Rt. 46 W, Wayne, NJ. 07470 TEL: (973)785-1333 FAX: (973)785-0053
http://www.cardinalxtal.com
E-Mail: cardinal@cardinalxtal.com
Specifications subject to change without notice. Check website for latest updates
CARDINAL COMPONENTS
3
.
012803-REV. 2.2
Description
TEST CONDITIONS
Min
Typ
Max Unit
Duty Cycle:
TTL @ 1.4 V
< 50 MHz, CL = 50 pF
45
55
%
4.5-5.5 Vdd
50–66 MHz, CL = 15 pF
45
55
%
66–125 MHz, CL = 25 pF
40
60
%
125–133 MHz, CL = 15 pF
40
60
%
Duty Cycle:
< 66 MHz, CL < 25 pF
45
55
%
CMOS @ Vdd/2
66–125 MHz, CL < 25 pF
40
60
%
4.5-5.5 Vdd
125–133 MHz, CL < 15 pF
40
60
%
3.0–3.6 Vdd
< 40 MHz, CL < 30 pF
45
55
%
40-100 MHz, CL < 15 pF
40
60
%
Output Clock Rise/Fall
0.8V–2.0V, 4.5-5.5 Vdd, CL = 50
1.8
ns
0.8V–2.0V, 4.5-5.5 Vdd, CL = 25
1.2
ns
0.8V–2.0V, 4.5-5.5 Vdd, CL = 15
0.9
ns
0.2–0.8Vdd, 4.5-5.5 Vdd, CL = 50
3.4
ns
0.2–0.8Vdd, 3.0–3.6 Vdd, CL = 30
4.0
ns
0.2–0.8Vdd, 3.0–3.6 Vdd, CL = 15
2.4
ns
Start Up Time
From power on
2
ms
Power Down Delay Time
Synchronous
PWR_DWN pin LOW to output Hi-Z
T/2
T+10
ns
Asynchronous
10
15
ns
Output Disable Time
Synchronous
OE pin LOW to output Hi-Z
T/2
T+10
ns
Asynchronous
T = Frequency oscillator period
10
15
ns
Output Enable Time
100
ns
Period Jitter:
Σ
1 – 133 MHz
8
11
ps
Peak to Peak *
< 33.000 MHz
65
99
ps
> 33.000 MHz
65
80
ps
Field Programmable Blank Oscillator
Programmed with the PG-2000P, PG-3000 field oscillator programming instrument
within seconds
Can be programmed twice
Provides a sealed finished custom oscillator
Ultra low jitter @ 1 million samples
Series CPPL
Output Clock Switching Characteristics
* Jitter tested at > 1,000,000 samples, exceeding JEDEC std JESD65.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CPPLC5L-BP-FREQ2TS | CRYSTAL OSCILLATOR, CLOCK, 40 MHz - 100 MHz, CMOS/TTL OUTPUT |
| CPPLC5LT-BR-FREQ1TS | CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 40 MHz, CMOS/TTL OUTPUT |
| CC532Z-BR-FREQTS | CRYSTAL OSCILLATOR, CLOCK, 8 MHz - 67 MHz, HCMOS OUTPUT |
| CPPLC8T-A7BR-FREQ1PD | CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 66 MHz, CMOS/TTL OUTPUT |
| CAMC5L-A5BR-FREQ1TS | CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 39.999 MHz, HCMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CPPLC5L-A5BP-125.0TS | 制造商:Cardinal Components 功能描述:OSICLLATOR 125.0MHZ 3.3V SMD |
| CPPLC5L-A7BP-28.9767TS | 制造商:Cardinal Components 功能描述:OSC 28.9767MHZ 3.3V SMD |
| CPPLC5L-A7BR-100.0TS | 制造商:Cardinal Components 功能描述:OSCILLATOR 100.0MHZ 3.3V SMD |
| CPPLC5L-A7BR-27.0TS | 功能描述:27MHz CMOS XO (Standard) Oscillator Surface Mount 3.3V 25mA Enable/Disable 制造商:cardinal components inc. 系列:FIPO? CPPL 包裝:散裝 零件狀態(tài):有效 類型:XO（標(biāo)準(zhǔn)） 頻率:27MHz 功能:啟用/禁用 輸出:CMOS 電壓 - 電源:3.3V 頻率穩(wěn)定度:±25ppm 工作溫度:-40°C ~ 85°C 電流 - 電源（最大值）:25mA 等級(jí):- 安裝類型:表面貼裝 大小/尺寸:0.197" 長 x 0.126" 寬（5.00mm x 3.20mm） 高度:0.047"（1.20mm） 封裝/外殼:4-SMD，無引線（DFN，LCC） 電流 - 電源（禁用）（最大值）:50μA 標(biāo)準(zhǔn)包裝:300 |
| CPPLC5L-A7BR-34.4064TS | 制造商:Cardinal Components 功能描述:OSC 34.4064MHZ 3.3V SMD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。