• <tfoot id="o6j4c"><acronym id="o6j4c"><code id="o6j4c"></code></acronym></tfoot>
  • 參數(shù)資料
    型號: COP8SGG728N9
    廠商: National Semiconductor Corporation
    英文描述: 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    中文描述: 8位的CMOS基于ROM和OTP微控制器具有8K到32K的內(nèi)存,2個比較器和USART
    文件頁數(shù): 44/62頁
    文件大?。?/td> 913K
    代理商: COP8SGG728N9
    12.0 MICROWIRE/PLUS
    (Continued)
    12.1.2 MICROWIRE/PLUS Slave Mode Operation
    In the MICROWIRE/PLUS Slave mode of operation the SK
    clock is generated by an external source. Setting the MSEL
    bit in the CNTRL register enables the SO and SK functions
    onto the G Port. The SK pin must be selected as an input
    and the SO pin is selected as an output pin by setting and
    resetting the appropriate bits in the Port G configuration
    register. Table 11 summarizes the settings required to enter
    the Slave mode of operation.
    TABLE 11. MICROWIRE/PLUS Mode Settings
    This table assumes that the control flag MSEL is set.
    G4 (SO)
    Config. Bit
    1
    G5 (SK)
    Config. Bit
    1
    G4
    Fun.
    SO
    G5
    Fun.
    Int.
    SK
    Int.
    SK
    Ext.
    SK
    Ext.
    SK
    Operation
    MICROWIRE/PLUS
    Master
    MICROWIRE/PLUS
    Master
    MICROWIRE/PLUS
    Slave
    MICROWIRE/PLUS
    Slave
    0
    1
    TRI-
    STATE
    SO
    1
    0
    0
    0
    TRI-
    STATE
    The user must set the BUSY flag immediately upon entering
    the Slave mode. This ensures that all data bits sent by the
    Master is shifted properly. After eight clock pulses the BUSY
    flag is clear, the shift clock is stopped, and the sequence
    may be repeated.
    12.1.3 Alternate SK Phase Operation and SK Idle P
    The device allows either the normal SK clock or an alternate
    phase SK clock to shift data in and out of the SIO register. In
    both the modes the SK idle polarity can be either high or low.
    The polarity is selected by bit 5 of Port G data register. In the
    normal mode data is shifted in on the rising edge of the SK
    clock and the data is shifted out on the falling edge of the SK
    clock. In the alternate SK phase operation, data is shifted in
    on the falling edge of the SK clock and shifted out on the
    rising edge of the SK clock. Bit 6 of Port G configuration
    register selects the SK edge.
    A control flag, SKSEL, allows either the normal SK clock or
    the alternate SK clock to be selected. Resetting SKSEL
    causes the MICROWIRE/PLUS logic to be clocked from the
    normal SK signal. Setting the SKSEL flag selects the alter-
    nate SK clock. The SKSEL is mapped into the G6 configu-
    ration bit. The SKSEL flag will power up in the reset condi-
    tion, selecting the normal SK signal.
    TABLE 12. MICROWIRE/PLUS Shift Clock Polarity and Sample/Shift Phase
    Port G
    SK Phase
    G6 (SKSEL)
    Config. Bit
    0
    1
    0
    1
    G5 Data
    Bit
    0
    0
    1
    1
    SO Clocked Out On:
    SI Sampled On:
    SK Idle
    Phase
    Normal
    Alternate
    Alternate
    Normal
    SK Falling Edge
    SK Rising Edge
    SK Rising Edge
    SK Falling Edge
    SK Rising Edge
    SK Falling Edge
    SK Falling Edge
    SK Rising Edge
    Low
    Low
    High
    High
    10131733
    FIGURE 29. MICROWIRE/PLUS SPI Mode Interface Timing, Normal SK Mode, SK Idle Phase being Low
    C
    www.national.com
    44
    相關(guān)PDF資料
    PDF描述
    COP8SGG728Q6 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    COP8SGG728Q7 Aluminum Electrolytic Radial Lead Audio Grade Capacitor; Capacitance: 1000uF; Voltage: 35V; Case Size: 12.5x20 mm; Packaging: Bulk
    COP8SGG728Q8 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    COP8SGG728V3 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    COP8SGG728V6 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    COP8SGR728M7 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    COP8SGR728M7/NOPB 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    COP8SGR728M8 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    COP8SGR728M8/NOPB 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    COP8SGR728N8 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT