<nobr id="xphrg"><noframes id="xphrg">
<dl id="xphrg"></dl>
  • 參數(shù)資料
    型號(hào): COP8SGB928V7
    廠商: National Semiconductor Corporation
    英文描述: LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: MDIP; No of Pins: 8
    中文描述: 8位的CMOS基于ROM和OTP微控制器具有8K到32K的內(nèi)存,2個(gè)比較器和USART
    文件頁(yè)數(shù): 34/62頁(yè)
    文件大小: 913K
    代理商: COP8SGB928V7
    9.0 Comparators
    (Continued)
    F1
    Comparator1 negative input
    A Comparator Select Register (CMPSL) is used to enable
    the comparators, read the outputs of the comparators inter-
    nally, and enable the outputs of the comparators to the pins.
    Two control bits (enable and output enable) and one result
    bit are associated with each comparator. The comparator
    result bits (CMP1RD and CMP2RD) are read only bits which
    will read as zero if the associated comparator is not enabled.
    The Comparator Select Register is cleared with reset, result-
    ing in the comparators being disabled. The comparators
    should also be disabled before entering either the HALT or
    IDLE modes in order to save power. The configuration of the
    CMPSL register is as follows:
    CMPSL REGISTER (ADDRESS X’00B7)
    Reserved
    Bit 7
    CMP20E
    CMP2RD
    CMP2EN
    CMP10E
    CMP1RD
    CMP1EN
    Reserved
    Bit 0
    The CMPSL register contains the following bits:
    Reserved These bits are reserved and must be zero
    CMP20E Selects pin I6 as comparator 2 output provided
    that CMP2EN is set to enable the comparator
    CMP2RD Comparator 2 result (this is a read only bit, which
    will read as 0 if the comparator is not enabled)
    CMP2EN Enable comparator 2
    CMP10E Selects pin I3 as comparator 1 output provided
    that CMPIEN is set to enable the comparator
    CMP1RD Comparator 1 result (this is a read only bit, which
    will read as 0 if the comparator is not enabled)
    CMP1EN Enable comparator 1
    Note that the two unused bits of CMPSL may be used as
    software flags.
    Note: If the user attempts to use the comparator output
    immediately after enabling the comparator, an incorrect
    value may be read.At least one instruction cycle should pass
    between these operations. The use of a direct addressing
    mode instruction for either of these two operations will guar-
    antee this delay in the software.
    Note:
    For compatibility with existing code and with existing Mask ROMMed
    devices the bits of the CMPSL register will take precedence over the
    associated Port F configuration and data output bits.
    10.0 Interrupts
    10.1 INTRODUCTION
    Each device supports thirteen vectored interrupts. Interrupt
    sources include Timer 0, Timer 1, Timer 2, Timer 3, Port L
    Wakeup, Software Trap, MICROWIRE/PLUS, and External
    Input.
    All interrupts force a branch to location 00FF Hex in program
    memory. The VIS instruction may be used to vector to the
    appropriate service routine from location 00FF Hex.
    The Software trap has the highest priority while the default
    VIS has the lowest priority.
    Each of the 13 maskable inputs has a fixed arbitration rank-
    ing and vector.
    Figure 25 shows the Interrupt Block Diagram.
    10131728
    FIGURE 25. Interrupt Block Diagram
    C
    www.national.com
    34
    相關(guān)PDF資料
    PDF描述
    COP8SGB928V8 LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: SOIC NARROW; No of Pins: 8
    COP8SGB928V9 LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: SOIC NARROW; No of Pins: 8
    COP8SGB940Q8 LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: MDIP; No of Pins: 8
    COP8SGB940Q9 LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: SOIC NARROW; No of Pins: 8
    COP8SGB940V3 LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: SOIC NARROW; No of Pins: 8
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    COP8SGB928V8 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    COP8SGB928V9 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    COP8SGB940D3 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    COP8SGB940D6 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
    COP8SGB940D7 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART