參數(shù)資料
型號(hào)： COP8SGB8DWF7
廠商： National Semiconductor Corporation
英文描述： LMS4684 0.5[Ohm] Low-Voltage, Dual SPDT Analog Switch; Package: MICRO SMD; No of Pins: 12
中文描述： 8位的CMOS基于ROM和OTP微控制器具有8K到32K的內(nèi)存，2個(gè)比較器和USART
文件頁(yè)數(shù)： 27/62頁(yè)
文件大?。?/td> 913K
代理商： COP8SGB8DWF7
7.0 Power Saving Features
(Continued)
7.3 MULTI-INPUT WAKEUP
The Multi-Input Wakeup feature is used to return (wakeup)
the device from either the HALT or IDLE modes. Alternately
Multi-Input Wakeup/Interrupt feature may also be used to
generate up to 8 edge selectable external interrupts.
Figure 20 shows the Multi-Input Wakeup logic.
The Multi-Input Wakeup feature utilizes the L Port. The user
selects which particular L port bit (or combination of L Port
bits) will cause the device to exit the HALT or IDLE modes.
The selection is done through the register WKEN. The reg-
ister WKEN is an 8-bit read/write register, which contains a
control bit for every L port bit. Setting a particular WKEN bit
enables a Wakeup from the associated L port pin.
The user can select whether the trigger condition on the
selected L Port pin is going to be either a positive edge (low
to high transition) or a negative edge (high to low transition).
This selection is made via the register WKEDG, which is an
8-bit control register with a bit assigned to each L Port pin.
Setting the control bit will select the trigger condition to be a
negative edge on that particular L Port pin. Resetting the bit
selects the trigger condition to be a positive edge. Changing
an edge select entails several steps in order to avoid a
Wakeup condition as a result of the edge change. First, the
associated WKEN bit should be reset, followed by the edge
select change in WKEDG. Next, the associated WKPND bit
should be cleared, followed by the associated WKEN bit
being re-enabled.
An example may serve to clarify this procedure. Suppose we
wish to change the edge select from positive (low going high)
to negative (high going low) for L Port bit 5, where bit 5 has
previously been enabled for an input interrupt. The program
would be as follows:
RBIT
5, WKEN
; Disable MIWU
SBIT
5, WKEDG
; Change edge polarity
RBIT
5, WKPND
; Reset pending flag
SBIT
5, WKEN
; Enable MIWU
If the L port bits have been used as outputs and then
changed to inputs with Multi-Input Wakeup/Interrupt, a safety
procedure should also be followed to avoid wakeup condi-
tions. After the selected L port bits have been changed from
output to input but before the associated WKEN bits are
enabled, the associated edge select bits in WKEDG should
be set or reset for the desired edge selects, followed by the
associated WKPND bits being cleared.
This same procedure should be used following reset, since
the L port inputs are left floating as a result of reset.
The occurrence of the selected trigger condition for Multi-
Input Wakeup is latched into a pending register called WK-
PND. The respective bits of the WKPND register will be set
on the occurrence of the selected trigger edge on the corre-
sponding Port L pin. The user has the responsibility of clear-
ing these pending flags. Since WKPND is a pending register
for the occurrence of selected wakeup conditions, the device
will not enter the HALT mode if any Wakeup bit is both
enabled and pending. Consequently, the user must clear the
pending flags before attempting to enter the HALT mode.
WKEN and WKEDG are all read/write registers, and are
cleared at reset. WKPND register contains random value
after reset.
10131727
FIGURE 20. Multi-Input Wake Up Logic
C
www.national.com
27
相關(guān)PDF資料
PDF描述
COP8SGB8VEJ8 LMS4684 0.5[Ohm] Low-Voltage, Dual SPDT Analog Switch; Package: LLP; No of Pins: 10
COP8SGB928Q9 LMS4684 0.5[Ohm] Low-Voltage, Dual SPDT Analog Switch; Package: LLP; No of Pins: 10
COP8SGB928V3 LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: SOIC NARROW; No of Pins: 8
COP8SGB928V6 LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: SOIC NARROW; No of Pins: 8
COP8SGB928V7 LMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver; Package: MDIP; No of Pins: 8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COP8SGB8DWF8 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGB8DWF9 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGB8VEJ3 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGB8VEJ6 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGB8VEJ7 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*