參數(shù)資料
型號： COP8SGA728D7
廠商： National Semiconductor Corporation
英文描述： 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
中文描述： 8位的CMOS基于ROM和OTP微控制器具有8K到32K的內(nèi)存，2個比較器和USART
文件頁數(shù)： 18/62頁
文件大?。?/td> 913K
代理商： COP8SGA728D7
5.0 Functional Description
(Continued)
programmed to 0 for all other applications.
Enable full port F capability.
HALT mode disabled.
HALT mode enabled.
= 0
= 1
= 0
Bit 0
5.6 USER STORAGE SPACE IN EPROM
The ECON register is outside of the normal address range of
the ROM and can not be accessed by the executing soft-
ware.
The COP8 assembler defines a special ROM section type,
CONF, into which the ECON may be coded. Both ECON and
User Data are programmed automatically by programmers
that are certified by National.
The following examples illustrate the declaration of ECON
and the User information.
Syntax:
[label:] .sect
econ, conf
.db
value
;1 byte,
;configures options
<user information>
.endsect
; up to 8 bytes
Example: The following sets a value in the ECON register
and User Identification for a COP8SGR728M7. The ECON
bit values shown select options: Power-on enabled, Security
disabled, Crystal oscillator with on-chip bias disabled,
WATCHDOG enabled and HALT mode enabled.
.sect
econ, conf
.db
0x55
;por, xtal, wd, halt
.db
'my v1.00' ;user data declaration
.endsect
.db
5.7 OTP SECURITY
The device has a security feature that, when enabled, pre-
vents external reading of the OTP program memory. The
security bit in the ECON register determines, whether secu-
rity is enabled or disabled. If the security feature is disabled,
the contents of the internal EPROM may be read.
If the security feature is enabled, then any attempt to
externally read the contents of the EPROM will result in
the value FF Hex being read from all program locations
Under no circumstances can a secured part be read.
In
addition, with the security feature enabled, the write opera-
tion to the EPROM program memory and ECON register is
inhibited. The ECON register is readable regardless of the
state of the security bit. The security bit, when set,
cannot
be erased,
even in windowed packages.
If the security bit
is set in a device in a windowed package, that device may be
erased but will not be further programmable.
If security is being used, it is recommended that all other bits
in the ECON register be programmed first. Then the security
bit can be programmed.
5.8 ERASURE CHARACTERISTICS
The erasure characteristics of the device are such that era-
sure begins to occur when exposed to light with wavelengths
shorter than approximately 4000 Angstroms (). It should be
noted that sunlight and certain types of fluorescent lamps
have wavelengths in the 3000 - 4000 range.
After programming, opaque labels should be placed over the
window of windowed devices to prevent unintentional era-
sure. Covering the window will also prevent temporary func-
tional failure due to the generation of photo currents.
The recommended erasure procedure for windowed devices
is exposure to short wave ultraviolet light which has a wave-
length of 2537 Angstroms (). The integrated dose (i.e. UV
intensity X exposure time) for erasure should be a minimum
of 15W-sec/cm
2
.
5.9 RESET
The devices are initialized when the RESET pin is pulled low
or the On-chip Power-On Reset is enabled.
The following occurs upon initialization:
Port L: TRI-STATE (High Impedance Input)
Port C: TRI-STATE (High Impedance Input)
Port G: TRI-STATE (High Impedance Input)
Port F: TRI-STATE (High Impedance Input)
Port D: HIGH
PC: CLEARED to 0000
PSW, CNTRL and ICNTRL registers: CLEARED
SIOR:
UNAFFECTED after RESET with power already applied
RANDOM after RESET at power-on
T2CNTRL: CLEARED
T3CNTRL: CLEARED
Accumulator, Timer 1, Timer 2 and Timer 3:
RANDOM after RESET with crystal clock option
(power already applied)
UNAFFECTED after RESET with R/C clock option
(power already applied)
RANDOM after RESET at power-on
WKEN, WKEDG: CLEARED
WKPND: RANDOM
SP (Stack Pointer):
Initialized to RAM address 06F Hex
B and X Pointers:
UNAFFECTED after RESET with power already applied
RANDOM after RESET at power-on
S Register: CLEARED
RAM:
UNAFFECTED after RESET with power already applied
RANDOM after RESET at power-on
USART:
PSR, ENU, ENUR, ENUI: Cleared except the TBMT bit
which is set to one.
COMPARATORS:
CMPSL; CLEARED
WATCHDOG (if enabled):
10131713
FIGURE 8. Reset Logic
C
www.national.com
18
相關(guān)PDF資料
PDF描述
COP8SGA728D8 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGA728D9 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGA728L8 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGA740D6 LMH6628 Dual Wideband, Low Noise, Voltage Feedback Op Amp; Package: CERDIP; No of Pins: 8
COP8SGA740D7 LMH6628 Dual Wideband, Low Noise, Voltage Feedback Op Amp; Package: SOIC NARROW; No of Pins: 8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COP8SGA728D8 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGA728D9 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGA728L3 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGA728L6 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGA728L7 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*