- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379950 > COP8SGA540Q8 (National Semiconductor Corporation) LMH6503 Wideband, Low Power, Linear Variable Gain Amplifier; Package: SOIC NARROW; No of Pins: 14 PDF資料下載
參數(shù)資料
| 型號： | COP8SGA540Q8 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | LMH6503 Wideband, Low Power, Linear Variable Gain Amplifier; Package: SOIC NARROW; No of Pins: 14 |
| 中文描述： | 8位的CMOS基于ROM和OTP微控制器具有8K到32K的內(nèi)存，2個比較器和USART |
| 文件頁數(shù)： | 26/62頁 |
| 文件大?。?/td> | 913K |
| 代理商： | COP8SGA540Q8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
7.0 Power Saving Features
(Continued)
7.2 IDLE MODE
The device is placed in the IDLE mode by writing a “1” to the
IDLE flag (G6 data bit). In this mode, all activities, except the
associated on-board oscillator circuitry and the IDLE Timer
T0, are stopped.
As with the HALT mode, the device can be returned to
normal operation with a reset, or with a Multi-Input Wakeup
from the L Port. Alternately, the microcontroller resumes
normal operation from the IDLE mode when the twelfth bit
(representing 4.096 ms at internal clock frequency of
10 MHz, t
C
= 1 μs) of the IDLE Timer toggles.
This toggle condition of the twelfth bit of the IDLE Timer T0 is
latched into the T0PND pending flag.
The user has the option of being interrupted with a transition
on the twelfth bit of the IDLE Timer T0. The interrupt can be
enabled or disabled via the T0EN control bit. Setting the
T0EN flag enables the interrupt and vice versa.
The user can enter the IDLE mode with the Timer T0 inter-
rupt enabled. In this case, when the T0PND bit gets set, the
device will first execute the Timer T0 interrupt service routine
and then return to the instruction following the “Enter Idle
Mode” instruction.
Alternatively, the user can enter the IDLE mode with the
IDLE Timer T0 interrupt disabled. In this case, the device will
resume normal operation with the instruction immediately
following the “Enter IDLE Mode” instruction.
Note:
It is necessary to program two NOP instructions following both the set
HALT mode and set IDLE mode instructions. These NOP instructions
are necessary to allow clock resynchronization following the HALT or
IDLE modes.
10131725
FIGURE 18. Wakeup from HALT
10131726
FIGURE 19. Wakeup from IDLE
C
www.national.com
26
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| COP8SGA540Q9 | LMH6503 Wideband, Low Power, Linear Variable Gain Amplifier; Package: SOIC NARROW; No of Pins: 14 |
| COP8SGA540V9 | LMH6503 Wideband, Low Power, Linear Variable Gain Amplifier; Package: TSSOP; No of Pins: 14 |
| COP8SGA544V6 | LMH6503 Wideband, Low Power, Linear Variable Gain Amplifier; Package: TSSOP; No of Pins: 14 |
| COP8SGA544V7 | LMH6504 Wideband, Low Power, Variable Gain Amplifier; Package: SOIC NARROW; No of Pins: 8 |
| COP8SGA544V8 | LMH6504 Wideband, Low Power, Variable Gain Amplifier; Package: SOIC NARROW; No of Pins: 8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP8SGA540Q9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGA540V3 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGA540V6 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGA540V7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
| COP8SGA540V8 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。