- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384212 > CLA73000GP80 ASIC PDF資料下載
參數(shù)資料
| 型號(hào)： | CLA73000GP80 |
| 英文描述： | ASIC |
| 中文描述： | 專用集成電路 |
| 文件頁(yè)數(shù)： | 12/17頁(yè) |
| 文件大小： | 243K |
| 代理商： | CLA73000GP80 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
140
90
40
-10
-60
0
0.2
0.4
0.6
0.8
1
1.2
1.4
Normalised Delay Multiplier Vs
temperature
D
Temperature °C
Normalised Delay Multiplier Vs
Voltage
4
4.5
3.5
5
5.5
3
0.8
1
1.2
1.4
1.6
D
(
5
Voltage
AC CHARACTERISTICS FOR SELECTED CELLS
The CLA70000 technology library contains all the timing
information for each cell in the design library. This information
is accessible to the simulator, which calculates propagation
delays for all signal paths in the circuit design. The simulator
can automatically derate timings according to the various
factors such as:
Supply voltage variation (from nominal 5V)
Junction temperature
Processing tolerance - manufacturing spreads
Gate fanout - logic loading on gate outputs
Interconnection wiring - net loading on gate outputs
Fig 6.
Fig 7.
For initial assessments of feasibility, path delay multipliers
can be estimated by referring to the following graphs in
conjunction with the appropriate delays in the tables.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLA73000HC68 | ASIC |
| CLA73000HC84 | ASIC |
| CLA73000HG68 | ASIC |
| CLA73000HG84 | ASIC |
| CLA73000HP68 | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLA73000HC68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| CLA73000HC84 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| CLA73000HG68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| CLA73000HG84 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| CLA73000HP68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。