- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378446 > CH7006C-V (Electronic Theatre Controls, Inc.) Circular Connector; Body Material:Aluminum; Series:PT06; No. of Contacts:18; Connector Shell Size:14; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Circular Contact Gender:Socket; Insert Arrangement:14-18 PDF資料下載
參數(shù)資料
| 型號(hào)： | CH7006C-V |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; Body Material:Aluminum; Series:PT06; No. of Contacts:18; Connector Shell Size:14; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Circular Contact Gender:Socket; Insert Arrangement:14-18 |
| 中文描述： | 數(shù)字電視編碼器電腦功能 |
| 文件頁數(shù)： | 44/49頁 |
| 文件大小： | 338K |
| 代理商： | CH7006C-V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁
CHRONTEL
CH7006C
44
201-0000-026 Rev 2.1, 8/2/99
Register Descriptions
(continued)
Symbol:
Address: 1BH
Bits: 8
Note:
POUTP (bit 4) is used to invert the P-OUT signal.
Symbol:
Address: 1CH
Bits: 6
Note:
DSEN (bit4) controls the BCO / Data Start I/O pin. When this bit is low, the pin continues to operate as the BCO
pin described in the BCO register description. When this bit is high, the pin becomes an input for the Data Start signal.
PLL Control Register
Symbol: PLLC
Address: 20H
Bits: 6
The following PLL and memory controls are available through the PLL control register:
MEM5V
MEM5V is set to 1 when the memory supply is 5 volts. The default value of 0 is used when the
memory supply is 3.3 volts.
PLL5VA
PLL5VA is set to 1 when the phase-locked loop analog supply is 5 volts (default). A value of 0 is
used when the phase-locked loop analog supply is 3.3 volts.
PLL5VD
PLL5VD is set to 1 when the phase-locked loop digital supply is 5 volts. A value of 0 is used when
the phase-locked loop digital supply is 3.3 volts (default).
PLLS
PLLS controls the number of stages used in the PLL. When the PLL5VA is 1 (5V analog PLL
supply) PLLS should be 1, and seven stages are used. When PLL5VA is 0 (3.3V analog PLL
supply) PLLS should be 0, and five stages are used.
PLLCAP
PLLCAP controls the loop filter capacitor of the PLL. A recommended listing of PLLCAP vs.
Mode is shown below
PLLCPI
PLLCHI controls the charge pump current of the PLL. The default value should be used.
Bit:
7
6
5
4
P-OUTP
3
FSCI19
2
FSCI18
1
FSCI17
0
FSCI16
Symbol:
Type:
R/W
R/W
R/W
R/W
R/W
Default:
0
0
0
0
0
Bit:
Symbol:
7
6
5
4
DSEN
3
FSCI15
2
FSCI14
1
FSCI13
0
FSCI12
Type:
Default:
R/W
R/W
R/W
R/W
R/W
1
0
0
0
0
Bit:
Symbol:
7
6
5
PLLCPI
4
PLLCAP
3
PLLS
2
PLL5VD
1
PLL5VA
0
MEM5V
Type:
Default:
R/W
R/W
R/W
R/W
R/W
R/W
0
0
1
0
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CH7013A | Digital PC to TV Encoder |
| CH7013A-T | Digital PC to TV Encoder |
| CH7013A-V | Digital PC to TV Encoder |
| CHB1143 | CHB1143 |
| CHF12545CBF | 500 W Power RF Flanged Chip Termination |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CH7007A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DIGITAL PC TO TV ENCODER WITH MACROVISION |
| CH7007A-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DIGITAL PC TO TV ENCODER WITH MACROVISION |
| CH7007A-V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DIGITAL PC TO TV ENCODER WITH MACROVISION |
| CH7008A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder Features |
| CH7008A-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder Features |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。