- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379831 > CDCVF857RTB (Texas Instruments, Inc.) 2.5-V PHASE-LOCK LOOP CLOCK DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | CDCVF857RTB |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 2.5-V PHASE-LOCK LOOP CLOCK DRIVER |
| 中文描述： | 2.5 V的鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 1/19頁 |
| 文件大?。?/td> | 475K |
| 代理商： | CDCVF857RTB |
SCAS047D MARCH 2003 REVISED JUNE 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Recommended Applications:
DDR Memory Modules
(DDR400/333/266/200)
Zero Delay Fan-Out Buffer
Spread Spectrum Clock Compatible
Operating Frequency: 60 MHz to 220 MHz
Low Jitter (Cycle-Cycle):
±
35 ps
Low Static Phase Offset:
±
50 ps
Low Jitter (Period):
±
30 ps
1-To-10 Differential Clock Distribution
(SSTL2)
Best in Class for V
OX
= V
DD
/2
±
0.1 V
Operates From Dual 2.6-V or 2.5-V Supplies
Available in a 40-Pin MLF Package, 48-Pin
TSSOP Package, 56-Ball MicroStar Junior
BGA Package
Consumes < 100-
μ
A Quiescent Current
External Feedback Pins (FBIN, FBIN) Are
Used to Synchronize the Outputs to the
Input Clocks
Meets/Exceeds JEDEC Standard
(JESD821) For DDRI-200/266/333
Specification
Meets/Exceeds Proposed DDRI-400
Specification (JESD821A)
Enters Low-Power Mode When No CLK
Input Signal Is Applied or PWRDWN Is Low
description
The CDCVF857 is a high-performance, low-skew, low-jitter, zero-delay buffer that distributes a differential clock
input pair (CLK, CLK) to 10 differential pairs of clock outputs (Y[0:9], Y[0:9]) and one differential pair of feedback
clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback
clocks (FBIN, FBIN), and the analog power input (AV
DD
). When PWRDWN is high, the outputs switch in phase
and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state)
and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input
frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input
frequency detection circuit detects the low frequency condition and, after applying a >20-MHz input signal, this
detection circuit turns the PLL on and enables the outputs.
When AV
DD
is strapped low, the PLL is turned off and bypassed for test purposes. The CDCVF857 is also able
to track spread spectrum clocking for reduced EMI.
Because the CDCVF857 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the
PLL. This stabilization time is required following power up. The CDCVF857 is characterized for both commercial
and industrial temperature ranges.
AVAILABLE OPTIONS
TA
TSSOP (DGG)
40-Pin MLF
56-Ball BGA
40
°
C to 85
°
C
CDCVF857DGG
(Pb-Free)
CDCVF857RTB
CDCVF857GQL
40
°
C to 85
°
C
CDCVF857RHA
(Pb-Free, Green)
Maximum load recommended is 12 pf for 200 MHz. At 12-pf load, maximum TA allowed is 70
°
C.
Copyright
2005, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
! "#$
%$ )$ $!
%"$!!-
!
%#&'"
$*!
$"$!!',
($
(#"!
!((
$!-
"
+,
'' %$$!
!%$""!
(#"
!#$!
($!
"'#($
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDCVF857GQL | 2.5-V PHASE-LOCK LOOP CLOCK DRIVER |
| CDEI10D38 | POWER INDUCTORS |
| CDEI10D38NP-1R2P | POWER INDUCTORS |
| CDEI10D38NP-1R8P | POWER INDUCTORS |
| CDEI10D38NP-2R7P | POWER INDUCTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDCVF857RTBR | 功能描述:鎖相環(huán) - PLL 2.5V Ph Lock Loop DDR Clock Driver RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CDCVF857RTBT | 功能描述:鎖相環(huán) - PLL 2.5V Ph Lock Loop DDR Clock Driver RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CDCVF857ZQLR | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 2.5V Ph Lock Loop DDR Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDC-W | 功能描述:保險(xiǎn)絲 BUSS CABLE LIMITER RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險(xiǎn)絲類型:Fast Acting 保險(xiǎn)絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風(fēng)格: 端接類型:SMD/SMT 系列:485 |
| C-DD-0024 | 制造商:FCI-CONNECTOR 制造商全稱:FCI connector 功能描述:TELTA-D A/S MALE CONNECTOR (GV VER.) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。