- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379819 > CD4514BMS (Intersil Corporation) CMOS 4-Bit Latch/4-to-16 Line Decoders(CMOS 4位鎖存器/4-16線譯碼器) PDF資料下載
參數(shù)資料
| 型號： | CD4514BMS |
| 廠商： | Intersil Corporation |
| 英文描述： | CMOS 4-Bit Latch/4-to-16 Line Decoders(CMOS 4位鎖存器/4-16線譯碼器) |
| 中文描述： | 的CMOS 4位Latch/4-to-16線解碼器（的CMOS 4位鎖存器/ 4-16線譯碼器） |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 92K |
| 代理商： | CD4514BMS |
7-1188
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD4514BMS
CD4515BMS
CMOS 4-Bit
Latch/4-to-16 Line Decoders
File Number
3195
December 1992
Pinout
CD4514BMS, CD4515BMS
TOP VIEW
Functional Diagram
1
2
3
4
5
6
7
8
9
10
11
12
STROBE
DATA 1
DATA 2
S7
S6
S5
S4
S3
S2
S1
S0
VSS
16
17
18
19
20
21
22
23
24
15
14
13
VDD
DATA 4
DATA 3
S10
S11
S9
S15
S12
S13
INHIBIT
S8
S14
INHIBIT
23
11
S0
S1
S2
S3
S4
S5
S6
S7
S8
S9
S10
S11
S12
S13
S14
S15
9
10
8
7
6
5
4
18
17
20
19
14
13
16
15
4 TO 16
DECODER
VDD = 24
VSS = 12
LATCH
A
B
C
D
DATA 1
DATA 2
DATA 3
DATA 4
2
3
21
22
STROBE
1
Features
High-Voltage Types (20-Volt Rating)
CD4514BMS Output “High” on Select
CD4515BMS Output “Low” on Select
Strobed Input Latch
Inhibit Control
100% Tested for Quiescent Current at 20V
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and 25
o
C
Noise Margin (Full Package-Temperature Range):
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
5V, 10V, and 15V Parametric Ratings
Standardized, Symmetrical Output Characteristics
Meets all Requirements of JEDEC Tentative Standard
No. 13B, "Standard Specifications for Description of
‘B’ Series CMOS Devices"
Applications
Digital Multiplexing
Address Decoding
Hexadecimal/BCD Decoding
Program-counter Decoding
Control Decoder
Description
CD4514BMS and CD4515BMS consist of a 4-bit strobed
latch and a 4-to-16-line decoder. The latches hold the last
input data presented prior to the strobe transition from 1 to 0.
Inhibit control allows all outputs to be placed at
0(CD4514BMS) or 1(CD4515BMS) regardless of the state of
the data or strobe inputs.
The decode truth table indicates all combinations of data
inputs and appropriate selected outputs.
These devices are similar to industry types MC14514 and
MC14515.
The CD4514BMS and CD4515BMS are supplied in these 24
lead outline packages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
H4V
H1Z
H4P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD4516BC | BCD-to-7 Segment Latch/Decoder/Driver |
| CD4517 | CMOS DUAL 64-STAGE STATIC SHIFT REGISTER |
| CD4517 | 5 AMP SUBMINIATURE POWER RELAY |
| CD4517BMS | CMOS Dual 64-Stage Static Shift Register |
| CD4520BMS | CMOS Dual Up Counters(CMOS 雙加計數(shù)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD4514BMS_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 4-Bit Latch/4-to-16 Line Decoders |
| CD4514BNSR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:CMOS 4-BIT LATCH/4-TO-16 LINE DECODERS |
| CD4514BPWR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:CMOS 4-BIT LATCH/4-TO-16 LINE DECODERS |
| CD4515_CBB3026T WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| CD4515B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:CMOS 4-BIT LATCH/4-TO-16 LINE DECODERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。