參數(shù)資料
型號(hào)： CD4502BMS
廠商： Intersil Corporation
英文描述： CMOS Strobed Hex Inverter/Buffer
中文描述： 選通的CMOS六角反相器/緩沖器
文件頁(yè)數(shù)： 1/8頁(yè)
文件大?。?/td> 81K
代理商： CD4502BMS
7-473
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD4502BMS
CMOS Strobed Hex Inverter/Buffer
Features
High Voltage Type (20V Rating)
2 TTL Load Output Drive Capability
3 State Outputs
Common Output Disable Control
Inhibit Control
100% Tested for Quiescent Current at 20V
5V, 10V and 15V Parametric Ratings
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25
o
C
Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
3 State Hex Inverter for Interfacing ICs with Data
Buses
COS/MOS to TTL Hex Buffer
Description
CD4502BMS consists of six inverter/buffers with 3 state
outputs. A logic “1” on the OUTPUT DISABLE input
produces a high impedance state in all six outputs. This
feature permits common busing of the outputs, thus
simplifying system design. A Logic “1” on the INHIBIT input
switches all six outputs to logic “0” if the OUTPUT DISABLE
input is a logic “0”. This device is capable of driving two
standard TTL loads, which is equivalent to six times the
JEDEC “B” series IOL standard.
The CD4502BMS is supplied in these 16-lead outline packages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
H4T
H1F
H6W
December 1992
File Number
3334
Pinout
CD4502BMS
TOP VIEW
Functional Diagram
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
D3
Q3
D1
3 STATE
Q1
D2
VSS
Q2
VDD
Q6
D5
INHIBIT
Q5
D4
Q4
D6
OUTPUT DISABLE
Q2
Q1
7
5
4
3 STATE
VDD = 16
VSS = 8
OUTPUT DISABLE
D2
D1
6
3
INHIBIT
12
Q3
2
D3
1
Q4
9
D4
10
Q5
11
D5
13
Q6
14
D6
15
相關(guān)PDF資料
PDF描述
CD4503 SH2A Series, 7203 Group, FPU, 2-ch CMT, RTC, 4-ch SSI, USB, USB Host, 1024x1024 LCDC, UBC, cache (I-cache:8KB; D-cache:8KB; 4 way set associative) FP-240; Vcc= 3.0 to 3.6 volts, Temp= -20 to 85 C; Package: PRQP0240KC-A
CD4503 Hex Non-Inverting TRI-STATE Buffer
CD4503BC Hex Non-Inverting TRI-STATE Buffer
CD4503BM SH2A Series, 7670 Group, cache (I-cache:8KB; D-cache:8KB; 4 way set associative), 2-ch 16-bit CMT, Ethernet Ctrl, Ether-DMAC, Stream I/F (STIF), SSI, USB, USB Host, SDHI, Host I/F, SCI with FIFO, Encryption (AES; DES; 3DES), Forward Error Correction (FEC), UBC, U-UDI using E01A -; Vcc= 1.1 to 1.3 volts, Temp= -40 to 85 C; Package: PRBG0256GA-A
CD4503 CMOS Hex Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD4502BNSR 功能描述:緩沖器和線路驅(qū)動(dòng)器 Strobed Hex Inverter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
CD4502BNSRE4 功能描述:緩沖器和線路驅(qū)動(dòng)器 Strobed Hex Inverter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
CD4502BNSRG4 功能描述:緩沖器和線路驅(qū)動(dòng)器 CMOS Strobed Hex Inverter/Buffer RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
CD4502BPW 功能描述:緩沖器和線路驅(qū)動(dòng)器 CMOS Strobed Hex Inverter/Buffer RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
CD4502BPWE4 功能描述:緩沖器和線路驅(qū)動(dòng)器 CMOS Strobed Hex Inverter/Buffer RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*