參數(shù)資料
型號(hào): CD4013BMS
廠商: Intersil Corporation
英文描述: CMOS Dual D Type Flip-Flop(CMOS雙 D觸發(fā)器)
中文描述: CMOS雙D型觸發(fā)器(?觸發(fā)器的CMOS雙)
文件頁(yè)數(shù): 1/9頁(yè)
文件大小: 74K
代理商: CD4013BMS
7-62
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD4013BMS
CMOS Dual ‘D’-Type Flip-Flop
Pinout
Functional Diagram
Q1
Q1
CLOCK 1
RESET 1
D1
SET 1
VSS
VDD
Q2
Q2
CLOCK 2
RESET 2
D2
SET 2
1
2
3
4
5
6
7
14
13
12
11
10
9
8
F/F1
F/F2
2
Q1
Q1
12
13
Q2
Q2
VSS
7
RESET 2
10
11
CLOCK 2
D2
9
SET 2
8
RESET 1
4
CLOCK 1
3
D1
5
6
SET 1
VDD
14
1
Features
High-Voltage Type (20V Rating)
Set-Reset Capability
Static Flip-Flop Operation - Retains State Indefinitely
With Clock Level Either “High” Or “Low”
Medium-Speed Operation - 16 MHz (typ.) Clock Toggle
Rate at 10V
Standardized Symmetrical Output Characteristics
100% Tested for Quiescent Current at 20V
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25
o
C
Noise Margin (Over Full Package Temperature Range):
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
5V, 10V and 15V Parametric Ratings
Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
Registers
Counters
Control Circuits
Description
CD4013BMS consists of two identical, independent data
type flip-flops. Each flip-flop has independent data, set,
reset, and clock inputs and Q and Q outputs. These devices
can be used for shift register applications, and, by
connecting Q output to the data input, for counter and toggle
applications. The logic level present at the D input is
transferred to the Q output during the positive going
transition of the clock pulse. Setting or resetting is
independent of the clock and is accomplished by a high level
on the set or reset line, respectively.
The CD4013BMS is supplied in these 14 lead outline pack-
ages:
Braze Seal DIP
H4Q
Frit Seal DIP
H1B
Ceramic Flatpack
H3W
December 1992
File Number
3080
相關(guān)PDF資料
PDF描述
CD40147BMS 10 Line to 4 Line BCD Priority Encoder(10-4線十進(jìn)制編碼器)
CD4014BC 8-Stage Static Shift Register
CD4014BM 8-Stage Static Shift Register
CD4014BCM 8-Stage Static Shift Register
CD4014BCN Single Inverter Buffer/Driver With Open-Drain Output 5-SOT-23 -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD4013BMT 功能描述:觸發(fā)器 CMOS Dual D-Type Flip Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
CD4013BMTE4 功能描述:觸發(fā)器 CMOS Dual D-Type Flip Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
CD4013BMTG4 功能描述:觸發(fā)器 CMOS Dual D-Type Flip Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
CD4013BMW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual D-Type Flip-Flop
CD4013BMW/883 制造商:Texas Instruments 功能描述: