- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352782 > CD-700-KAC-NEB-62.500 Phase-Locked Loop PDF資料下載
參數(shù)資料
| 型號： | CD-700-KAC-NEB-62.500 |
| 英文描述： | Phase-Locked Loop |
| 中文描述： | 鎖相環(huán) |
| 文件頁數(shù)： | 7/14頁 |
| 文件大?。?/td> | 141K |
| 代理商： | CD-700-KAC-NEB-62.500 |
CD-700, VCXO Based PLL
Vectron International 166 Glover Avenue, Norwalk CT 06856-5160
Tel:1-88-VECTRON-1
e-mail: vectron@vectron.com
Performance Characteristics
Table 1. Electrical Performance
Parameter
Symbol
Min
Typical
Maximum
Units
Output Frequency (ordering option)
Out 1, 5.0 V option
Out 1, 3.3 V option
12.000
65.536
51.840
MHz
Supply Voltage
1
+5.0
+3.3
VDD
4.5
2.97
5.0
3.3
5.5
3.63
V
Supply Current
IDD
mA
Output Logic Levels
Output Logic High
2
Output Logic Low
2
VOH
VOL
2.5
0.5
V
Output Transition Times
Rise Time
2
Fall Time
2
tR
tF
5
ns
Input Logic Levels
Output Logic High
2
Output Logic Low
2
VIH
VIL
2.0
0.5
V
Loss of Signal Indication
Output Logic High
2
Output Logic Low
2
VOH
VOL
2.5
0.5
V
Nominal Frequency on Loss of Signal
Output 1
Output 2
±75
ppm
Symmetry or Duty Cycle
3
Out 1
Out 2
RCLK
SYM1
SYM2
RCLK
40/60
45/55
40/60
%
Absolute Pull Range (ordering option)
over operating temp, aging, power supply
variations
APR
±50
±80
±100
ppm
Test Conditions for APR (+5.0 V option)
VC
0.5
4.5
V
Test Conditions for APR (+3.3 V option)
VC
0.3
3.0
V
Gain Transfer
Positive
Phase Detector Gain
+5V option
+3.3V Option
0.53
0.35
rad/V
Operating temperature (ordering option)
0/70 or –40/85
°C
Control Voltage Leakage Current
IVCXO
±1
uA
1. A 0.01uF and 0.1 parallel capacitor should be located as close to pin 14 (and grounded) as possible.
2. Figure 1 defines these parameters. Figure 2 illustrates the equivalent five gate TTL load and operating conditions under which
these parameters are tested and specified. Loads greater than 15 pF will adversely effect rise/fall time as well as symmetry.
3. Symmetry is defined as (ON TIME/PERIOD with Vs=1.4 V for both 5.0 V and 3.3 V operation.
Figure 2. Output Waveform
Figure 3. OUT1, OUT2, RCLK, RDATA
Test Conditions (25
±±±±5°C)
80
%
1.4V
20
%
TF
TR
Period
On Time
+
-
+
-
IC
VC
7
.1
F
.01
F
15pF
14
16
IDD
650
VDD
1.8k
相關PDF資料 |
PDF描述 |
|---|---|
| CD-700-KAC-NEB-65.536 | Phase-Locked Loop |
| CD-700-KAC-NFB-12.000 | Virtex-5 Multi-Platform FPGAs, Package: 1FF665C |
| CD-700-KAC-NFB-12.288 | Virtex-5 Multi-Platform FPGAs, Package: 1FF1136C |
| CD-700-KAC-NFB-12.352 | Platform Flash XL High-Density Configuration and Storage Device, Package: FT64C |
| CD-700-KAC-NFB-13.000 | Phase-Locked Loop |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CD-700-KAC-NEB-65.536 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAC-NEB-77.760 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO Based Phase Lock Loop |
| CD-700-KAC-NEC-77.760 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO Based Phase Lock Loop |
| CD-700-KAC-NED-77.760 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Complete VCXO Based Phase Lock Loop |
| CD-700-KAC-NFB-12.000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
發(fā)布緊急采購，3分鐘左右您將得到回復。