- 您現(xiàn)在的位置：買賣IC網 > PDF目錄256923 > CAT93C57XA-1.8TE13 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 PDF資料下載
參數資料
| 型號： | CAT93C57XA-1.8TE13 |
| 元件分類： | PROM |
| 英文描述： | 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 封裝： | LEAD AND HALOGEN FREE, EIAJ, SOIC-8 |
| 文件頁數： | 9/10頁 |
| 文件大?。?/td> | 80K |
| 代理商： | CAT93C57XA-1.8TE13 |
8
93C46/56/57/66/86
Doc. No. 1023, Rev. J
Erase
Upon receiving an ERASE command and address, the
CS (Chip Select) pin must be deasserted for a minimum
of tCSMIN. The falling edge of CS will start the self clocking
clear cycle of the selected memory location. The clocking
of the SK pin is not necessary after the device has
entered the self clocking mode. The ready/busy status of
the CAT93C46/56/57/66/86 can be determined by
selecting the device and polling the DO pin. Once
cleared, the content of a cleared location returns to a
logical “1” state.
Erase/Write Enable and Disable
The CAT93C46/56/57/66/86 powers up in the write
disable state. Any writing after power-up or after an
EWDS (write disable) instruction must first be preceded
by the EWEN (write enable) instruction. Once the write
instruction is enabled, it will remain enabled until power
to the device is removed, or the EWDS instruction is
sent. The EWDS instruction can be used to disable all
CAT93C46/56/57/66/86 write and clear instructions,
and will prevent any accidental writing or clearing of the
device. Data can be read normally from the device
regardless of the write enable/disable status.
Erase All
Upon receiving an ERAL command, the CS (Chip Select)
pin must be deselected for a minimum of tCSMIN. The
falling edge of CS will start the self clocking clear cycle
of all memory locations in the device. The clocking of the
SK pin is not necessary after the device has entered the
self clocking mode. The ready/busy status of the
CAT93C46/56/57/66/86 can be determined by selecting
the device and polling the DO pin. Once cleared, the
contents of all memory bits return to a logical “1” state.
Write All
Upon receiving a WRAL command and data, the CS
(Chip Select) pin must be deselected for a minimum of
tCSMIN. The falling edge of CS will start the self clocking
data write to all memory locations in the device. The
clocking of the SK pin is not necessary after the device
has entered the self clocking mode. (Note 1.) The ready/
busy status of the CAT93C46/56/57/66/86 can be
determined by selecting the device and polling the DO
pin. It is not necessary for all memory locations to be
cleared before the WRAL command is executed.
93C46/56/57/66/86 F06
Figure 4. Erase Instruction Timing
SK
CS
DI
DO
STANDBY
HIGH-Z
1
AN
AN-1
BUSY
READY
STATUS VERIFY
tSV
tHZ
tEW
tCS
11
A0
相關PDF資料 |
PDF描述 |
|---|---|
| CL001D04320B0EJ-70 | 4M X 32 FAST PAGE DRAM MODULE, 70 ns, SMA72 |
| CL1I-67203L-55 | 2K X 9 OTHER FIFO, 55 ns, CDIP28 |
| CAT28F010HRI-90TE7 | 128K X 8 FLASH 12V PROM, 90 ns, PDSO32 |
| CAT24WC16JE-TE13 | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC16JI-1.8 | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CAT93C57XA-GT2E | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2-Kb Microwire Serial CMOS EEPROM |
| CAT93C57XA-GT3E | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2K-Bit Microwire Serial EEPROM |
| CAT93C57XAT2E | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2K-Bit Microwire Serial EEPROM |
| CAT93C57XAT3E | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2K-Bit Microwire Serial EEPROM |
| CAT93C57XA-TE13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。