- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄169497 > CAT93C46SA-REVH 64 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT93C46SA-REVH |
| 元件分類： | PROM |
| 英文描述： | 64 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 封裝： | SOIC-8 |
| 文件頁(yè)數(shù)： | 6/9頁(yè) |
| 文件大小： | 1371K |
| 代理商： | CAT93C46SA-REVH |
6
CAT93C46
Doc. No. 1087, Rev. L
Erase
Upon receiving an ERASE command and address, the
CS (Chip Select) pin must be deasserted for a minimum
of tCSMIN. The falling edge of CS will start the self clocking
clear cycle of the selected memory location. The clocking
of the SK pin is not necessary after the device has
entered the self clocking mode. The ready/busy status of
the CAT93C46 can be determined by selecting the
device and polling the DO pin. Once cleared, the content
of a cleared location returns to a logical “1” state.
Erase/Write Enable and Disable
The CAT93C46 powers up in the write disable state. Any
writing after power-up or after an EWDS (write disable)
instruction must first be preceded by the EWEN (write
enable) instruction. Once the write instruction is enabled,
it will remain enabled until power to the device is removed,
or the EWDS instruction is sent. The EWDS instruction
can be used to disable all CAT93C46 write and clear
instructions, and will prevent any accidental writing or
clearing of the device. Data can be read normally from
the device regardless of the write enable/disable status.
Erase All
Upon receiving an ERAL command, the CS (Chip Select)
pin must be deselected for a minimum of tCSMIN. The
falling edge of CS will start the self clocking clear cycle
of all memory locations in the device. The clocking of the
SK pin is not necessary after the device has entered the
self clocking mode. The ready/busy status of the
CAT93C46 can be determined by selecting the device
and polling the DO pin. Once cleared, the contents of all
memory bits return to a logical “1” state.
Write All
Upon receiving a WRAL command and data, the CS
(Chip Select) pin must be deselected for a minimum of
tCSMIN. The falling edge of CS will start the self clocking
data write to all memory locations in the device. The
clocking of the SK pin is not necessary after the device
has entered the self clocking mode. (Note 1.) The ready/
busy status of the CAT93C46 can be determined by
selecting the device and polling the DO pin. It is not
necessary for all memory locations to be cleared before
the WRAL command is executed.
Note:
(1)
With CAT93C46 Die revision H, after the last data bit has been
sampled, Chip Select (CS) must be brought Low before the
next rising edge of the clock(SK) in order to start the slef-timed
high voltage cycle. This is important because if the CS is
brought low before or after this specific frame window, the
addressed location will not be programmed or erased.
Figure 4. Erase Instruction Timing
SK
CS
DI
DO
STANDBY
HIGH-Z
1
AN
AN-1
BUSY
READY
STATUS VERIFY
tSV
tHZ
tEW
tCS
11
A0
Discontinued
Part
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT93C5621KA-42TE13 | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8 |
| CAT93C8631S-30TE13 | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8 |
| CAT93C8631SA-28TE13 | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8 |
| CAT93C8631SA-45TE13 | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8 |
| CAT93C8631U-25TE13 | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT93C46SA-TE13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microwire Serial EEPROM |
| CAT93C46SE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| CAT93C46SE-1.8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| CAT93C46SE-1.8TE13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| CAT93C46SETE13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。