參數(shù)資料
型號(hào): CAT64LC40STE13
英文描述: 1K/2K/4K-Bit SPI Serial EEPROM
中文描述: 1K/2K/4K-Bit的SPI串行EEPROM
文件頁數(shù): 9/12頁
文件大?。?/td> 309K
代理商: CAT64LC40STE13
DsconinuedPats
9
CAT64LC10/20/40
Doc. No. 1021, Rev. C
RESET
The RESET pin, when set to HIGH, will reset or abort a
WRITE operation. When RESET is set to HIGH while the
WRITE instruction is being entered, the device will not
execute the WRITE instruction and will keep DO in High-
Z condition.
When RESET is set to HIGH, while the device is in a
clear/write cycle, the device will abort the operation and
will display READY status on the RDY/
BSY
pin and on
the DO pin if
CS
is low.
The RESET input affects only the WRITE and WRITE
ALL operations. It does not reset any other operations
such as READ, EWEN and EWDS.
ERASE/WRITE ENABLE and DISABLE
The CAT64LC10/20/40 powers up in the erase/write
disabled state. After power-up or while the device is in an
erase/write disabled state, any write operation must be
preceded by an execution of the EWEN instruction.
Once enabled, the device will stay enabled until an
EWDS has been executed or a power-down has occured.
writing of the data. The EWEN and EWDS instructions
have no affect on the READ operation and are not
affected by the RESET input.
Figure 8. EWDS Instruction Timing
SK
DI
CS
DO
RESET
1
0
1
0
0
0
0
0
HIGH-Z
HIGH
RDY/
BUSY
相關(guān)PDF資料
PDF描述
CAT64LC40VATE13 1K/2K/4K-Bit SPI Serial EEPROM
CAT64LC40VITE13 1K/2K/4K-Bit SPI Serial EEPROM
CAT64LC40VTE13 1K/2K/4K-Bit SPI Serial EEPROM
CAT64LC40WATE13 1K/2K/4K-Bit SPI Serial EEPROM
CAT64LC40WITE13 1K/2K/4K-Bit SPI Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CAT64LC40S-TE13 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM
CAT64LC40S-TE7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM
CAT64LC40UA-GT3 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:4 kb SPI Serial EEPROM
CAT64LC40UA-T3 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:4 kb SPI Serial EEPROM
CAT64LC40UATE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:1K/2K/4K-Bit SPI Serial E2PROM